Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

V53C1256164VBUS7PC Datasheet(PDF) 10 Page - List of Unclassifed Manufacturers

Part # V53C1256164VBUS7PC
Description  256Mbit MOBILE SDRAM 2.5 VOLT FBGA PACKAGE 16M X 16
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

V53C1256164VBUS7PC Datasheet(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button V53C1256164VBUS7PC Datasheet HTML 6Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 7Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 8Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 9Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 10Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 11Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 12Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 13Page - List of Unclassifed Manufacturers V53C1256164VBUS7PC Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 46 page
background image
10
V55C2256164VB Rev. 1.0 April 2005
ProMOS TECHNOLOGIES
V55C2256164VB
Burst Length and Sequence:
Refresh Mode
SDRAM has two refresh modes, Auto Refresh
and Self Refresh. Auto Refresh is similar to the CAS
-before-RAS refresh of conventional DRAMs. All of
banks must be precharged before applying any re-
fresh mode. An on-chip address counter increments
the word and the bank addresses and no bank infor-
mation is required for both refresh modes.
The chip enters the Auto Refresh mode, when
RAS and CAS are held low and CKE and WE are
held high at a clock timing. The mode restores word
line after the refresh and no external precharge
command is necessary. A minimum tRC time is re-
quired between two automatic refreshes in a burst
refresh mode. The same rule applies to any access
command after the automatic refresh operation.
The chip has an on-chip timer and the Self Re-
fresh mode is available. It enters the mode when
RAS, CAS, and CKE are low and WE is high at a
clock timing. All of external control signals including
the clock are disabled. Returning CKE to high en-
ables the clock and initiates the refresh exit opera-
tion. After the exit command, at least one tRC delay
is required prior to any access command.
DQM Function
DQM has two functions for data I/O read and
write operations. During reads, when it turns to
“high” at a clock timing, data outputs are disabled
and become high impedance after two clock delay
(DQM Data Disable Latency tDQZ ). It also provides
a data mask function for writes. When DQM is acti-
vated, the write operation at the next clock is prohib-
ited (DQM Write Mask Latency tDQW = zero clocks).
Power Down
In order to reduce standby power consumption, a
power down mode is available. All banks must be
precharged and the necessary Precharge delay
(trp) must occur before the SDRAM can enter the
Power Down mode. Once the Power Down mode is
initiated by holding CKE low, all of the receiver cir-
cuits except CLK and CKE are gated off. The Power
Down mode does not perform any refresh opera-
tions, therefore the device can’t remain in Power
Down mode longer than the Refresh period (tref) of
the device. Exit from this mode is performed by tak-
ing CKE “high”. One clock delay is required for
mode entry and exit.
Auto Precharge
Two
methods
are
available
to
precharge
SDRAMs. In an automatic precharge mode, the
CAS timing accepts one extra address, CA10, to
determine whether the chip restores or not after the
operation. If CA10 is high when a Read Command
is issued, the Read with Auto-Precharge function
is initiated. The SDRAM automatically enters the
precharge operation one clock before the last data
out for CAS latencies 2, two clocks for CAS laten-
cies 3 and three clocks for CAS latencies 4. If CA10
is high when a Write Command is issued, the Write
a data mask function for writes. When DQM is
Burst
Length
Starting Address
(A2 A1 A0)
Sequential Burst Addressing
(decimal)
Interleave Burst Addressing
(decimal)
2
xx0
xx1
0, 1
1, 0
0, 1
1, 0
4x00
x01
x10
x11
0, 1, 2, 3
1, 2, 3, 0
2, 3, 0, 1
3, 0, 1, 2
0, 1, 2, 3
1, 0, 3, 2
2, 3, 0, 1
3, 2, 1, 0
8
000
001
010
011
100
101
110
111
0
1
2
3
4
5
6
7
1
2
3
4
5
6
7
0
2
3
4
5
6
7
0
1
3
4
5
6
7
0
1
2
4
5
6
7
0
1
2
3
5
6
7
0
1
2
3
4
6
7
0
1
2
3
4
5
7
0
1
2
3
4
5
6
0
1
2
3
4
5
6
7
1
0
3
2
5
4
7
6
2
3
0
1
6
7
4
5
3
2
1
0
7
6
5
4
4
5
6
7
0
1
2
3
5
4
7
6
1
0
3
2
6
7
4
5
2
3
0
1
7
6
5
4
3
2
1
0
Full Page
nnn
Cn, Cn+1, Cn+2
Not supported


Similar Part No. - V53C1256164VBUS7PC

ManufacturerPart #DatasheetDescription
logo
Mosel Vitelic, Corp
V53C104 MOSEL-V53C104 Datasheet
1Mb / 19P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104A MOSEL-V53C104A Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK MOSEL-V53C104AK Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100 MOSEL-V53C104AK-100 Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
V53C104AK-100L MOSEL-V53C104AK-100L Datasheet
1Mb / 17P
   HIGH PERFORMANCE, LOW POWER 256K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM
More results

Similar Description - V53C1256164VBUS7PC

ManufacturerPart #DatasheetDescription
logo
Emerging Memory & Logic...
EMD56164P EMLSI-EMD56164P Datasheet
770Kb / 45P
   256M: 16M x 16 Mobile DDR SDRAM
logo
Mosel Vitelic, Corp
V54C3256164VALT6 MOSEL-V54C3256164VALT6 Datasheet
838Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256 MOSEL-V54C3256 Datasheet
853Kb / 52P
   256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC MOSEL-V54C3256164VBUC Datasheet
651Kb / 45P
   LOW POWER 256Mbit SDRAM 3.3 VOLT, 54-BALL SOC BGA 54-PIN TSOPII 16M X 16
logo
Samsung semiconductor
K4S560432B SAMSUNG-K4S560432B Datasheet
130Kb / 11P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
K4S560432A SAMSUNG-K4S560432A Datasheet
127Kb / 10P
   256Mbit SDRAM 16M x 4bit x 4 Banks Synchronous DRAM LVTTL
logo
Mosel Vitelic, Corp
V826516K04S MOSEL-V826516K04S Datasheet
159Kb / 13P
   2.5 VOLT 16M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE
logo
Integrated Silicon Solu...
IS43LR32640A ISSI-IS43LR32640A Datasheet
1Mb / 43P
   16M x 32Bits x 4Banks Mobile DDR SDRAM
logo
Hynix Semiconductor
H5MS5122DFR HYNIX-H5MS5122DFR Datasheet
2Mb / 62P
   Mobile DDR SDRAM 512Mbit (16M x 32bit)
logo
Emerging Memory & Logic...
EMD12324PV EMLSI-EMD12324PV Datasheet
938Kb / 46P
   512M: 16M x 32 Mobile DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com