6 / 46 page
6
V55C2256164VB Rev. 1.0 April 2005
ProMOS TECHNOLOGIES
V55C2256164VB
Operation Definition
All of SDRAM operations are defined by states of control signals CS, RAS, CAS, WE, and DQM at the
positive edge of the clock. The following list shows the thruth table for the operation commands.
Notes:
1.
V = Valid , x = Don’t Care, L = Low Level, H = High Level
2.
CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands
are provided.
3.
These are state of bank designated by BS0, BS1 signals.
4.
Power Down Mode can not entry in the burst cycle.
5. After Deep Power Down mode exit a full new initialization of memory device is mandatory
Operation
Device
State
CKE
n-1
CKE
nCS
RAS
CAS
WE
DQM
A0-9,
A11
A10
BS0
BS1
Row Activate
Idle3
HX
L
L
H
H
X
V
V
V
Read
Active3
H
X
L
H
L
H
XVL
V
Read w/Autoprecharge
Active
3
HX
L
H
L
H
X
V
H
V
Write
Active
3
H
X
L
H
L
L
XVL
V
Write with Autoprecharge
Active3
HX
L
H
L
L
X
V
H
V
Row Precharge
Any
H
X
L
L
H
L
X
X
L
V
Precharge All
Any
H
X
L
L
H
L
X
X
H
X
Mode Register Set
Idle
H
X
L
L
L
L
X
V
V
V
No Operation
Any
H
X
L
H
H
H
X
X
X
X
Device Deselect
Any
H
X
H
X
X
X
X
X
X
X
Auto Refresh
Idle
H
H
L
L
L
H
X
X
X
X
Self Refresh Entry
Idle
H
L
L
L
L
H
X
X
X
X
Self Refresh Exit
Idle
(Self Refr.)
L
H
HX
X
X
XX
X
X
L
HHX
Power Down Entry
Idle
Active
4
HL
HX
X
X
XX
X
X
L
HHX
Power Down Exit
Any
(Power
Down)
LH
HX
X
X
XX
X
X
LH
H
L
Data Write/Output Enable
Active
H
X
X
X
X
X
L
X
X
X
Data Write/Output Disable
Active
H
X
X
X
X
X
H
X
X
X
Deep Pwoer Down Entry
Idle
H
L
L
H
H
L
H
X
X
X
Deep Pwoer Down Exit
Deep power-
Down
L
H
XX
XX
H
X
X
X