Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GS8182S18GD-167I Datasheet(PDF) 6 Page - GSI Technology

Part # GS8182S18GD-167I
Description  18Mb Burst of 2 DDR SigmaSIO-II SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GSI [GSI Technology]
Direct Link  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8182S18GD-167I Datasheet(HTML) 6 Page - GSI Technology

Back Button GS8182S18GD-167I Datasheet HTML 2Page - GSI Technology GS8182S18GD-167I Datasheet HTML 3Page - GSI Technology GS8182S18GD-167I Datasheet HTML 4Page - GSI Technology GS8182S18GD-167I Datasheet HTML 5Page - GSI Technology GS8182S18GD-167I Datasheet HTML 6Page - GSI Technology GS8182S18GD-167I Datasheet HTML 7Page - GSI Technology GS8182S18GD-167I Datasheet HTML 8Page - GSI Technology GS8182S18GD-167I Datasheet HTML 9Page - GSI Technology GS8182S18GD-167I Datasheet HTML 10Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 31 page
background image
GS8182S18D-267/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.08a 8/2005
6/31
© 2003, GSI Technology
Special Functions
Byte Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample
Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Beat 1
Beat 2
D0–D8
D9–D17
D0–D8
D9–D17
Written
Unchanged
Unchanged
Written
Output Register Control
SigmaSIO-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output
Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the
output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K
and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs.


Similar Part No. - GS8182S18GD-167I

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8182S08 GSI-GS8182S08 Datasheet
764Kb / 36P
   18Mb Burst of 2 SigmaSIO DDR-IITM SRAM
More results

Similar Description - GS8182S18GD-167I

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS8182S08 GSI-GS8182S08 Datasheet
764Kb / 36P
   18Mb Burst of 2 SigmaSIO DDR-IITM SRAM
GS8342S08E GSI-GS8342S08E Datasheet
1Mb / 39P
   36Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8662S08E GSI-GS8662S08E Datasheet
1Mb / 37P
   72Mb Burst of 2 DDR SigmaSIO-II SRAM
GS8342S08 GSI-GS8342S08 Datasheet
502Kb / 35P
   36Mb SigmaSIO DDR-IITM Burst of 2 SRAM
GS8182Q18D GSI-GS8182Q18D Datasheet
811Kb / 28P
   18Mb Burst of 2 SigmaQuad-II SRAM
GS8182T08 GSI-GS8182T08 Datasheet
717Kb / 36P
   18Mb SigmaDDR-II??Burst of 2 SRAM
logo
Integrated Device Techn...
IDT71P71804 IDT-IDT71P71804 Datasheet
228Kb / 23P
   18Mb Pipelined DDR?줚I SRAM Burst of 2
logo
GSI Technology
GS8182T19 GSI-GS8182T19 Datasheet
342Kb / 27P
   18Mb SigmaDDR-IITM Burst of 2 SRAM
logo
Integrated Device Techn...
IDT71P79204 IDT-IDT71P79204 Datasheet
629Kb / 23P
   18Mb Pipelined DDR?줚I SIO SRAM Burst of 2
logo
GSI Technology
GS8182D19BD-435I GSI-GS8182D19BD-435I Datasheet
554Kb / 27P
   18Mb SigmaQuad-II Burst of 4 SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com