Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS42S32800B-7BLI Datasheet(PDF) 3 Page - Integrated Silicon Solution, Inc

Part # IS42S32800B-7BLI
Description  2M Words x 32 Bits x 4 Banks (256-MBIT) SYNCHRONOUS DYNAMIC RAM
Download  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS42S32800B-7BLI Datasheet(HTML) 3 Page - Integrated Silicon Solution, Inc

  IS42S32800B-7BLI Datasheet HTML 1Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 2Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 3Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS42S32800B-7BLI Datasheet HTML 9Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 62 page
background image
Integrated Silicon Solution, Inc. — 1-800-379-4774
3
Rev.
B
05/24/06
ISSI®
IS42S32800B
PIN DESCRIPTIONS
Table 1.Pin Details of I
S42S32800B
Symbol
Type
Description
CLK
Input
Clock:CLK is driven by the system clock.All SDRAM input signals are sampled on the positive edge
of CLK.CLK also increments the internal burst counter and controls the output registers.
CKE
Input
Clock Enable:CKE activates(HIGH)and deactivates(LOW)the CLK signal.If CKE goes low syn-
chronously with clock(set-up and hold time same as other inputs),the internal clock is suspended
from the next clock cycle and the state of output and burst address is frozen as long as the CKE
remains low.When all banks are in the idle state,deactivating the clock controls the entry to the
Power Down and Self Refresh modes.CKE is synchronous except after the device enters Power
Down and Self Refresh modes,where CKE becomes asynchronous until exiting the same mode.
The input buffers,including CLK,are disabled during Power Down and Self Refresh modes,providing
low standby power.
BS0,BS1 Input
Bank Select:BS0 and BS1 defines to which bank the BankActivate,Read,Write,or BankPrecharge
command is being applied.
A0-A11 Input
Address Inputs:A0-A11 are sampled during the BankActivate command (row address A0-A11)and
Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one
location in the respective bank.During a Precharge command,A10 is sampled to determine if all
banks are to be precharged (A10 =HIGH).
The address inputs also provide the op-code during a Mode Register Set .
CS#
Input
Chip Select:CS#enables (sampled LOW)and disables (sampled HIGH)the command decoder.All
commands are masked when CS#is sampled HIGH.CS#provides for external bank selection on
systems with multiple banks.It is considered part of the command code.
RAS#
Input
Row Address Strobe:The RAS#signal defines the operation commands in conjunction with the
CAS#and WE#signals and is latched at the positive edges of CLK.When RAS# and CS#are as-
serted “LOW”and CAS#is asserted “HIGH,”either the BankActivate command or the Precharge
command is selected by the WE#signal.When the WE#is asserted “HIGH,”the BankActivate com-
mand is selected and the bank designated by BS is turned on to the active state.When the WE#is
asserted “LOW,”the Precharge command is selected and the bank designated by BS is switched to
the idle state after the precharge operation.
CAS#
Input
Column Address Strobe:The CAS#signal defines the operation commands in conjunction with the
RAS#and WE#signals and is latched at the positive edges of CLK. When RAS#is held “HIGH”and
CS#is asserted “LOW,”the column access is started by asserting CAS#”LOW.”Then,the Read or
Write command is selected by asserting WE# “LOW”or “HIGH.”
WE#
Input
Write Enable:The WE#signal defines the operation commands in conjunction with the RAS#and
CAS#signals and is latched at the positive edges of CLK.The WE#input is used to select the
BankActivate or Precharge command and Read or Write command.
DQM0-3 Input
Data Input/Output Mask:DQM0-DQM3 are byte specific,nonpersistent I/O buffer controls. The I/O
buffers are placed in a high-z state when DQM is sampled HIGH.Input data is masked when DQM
is sampled HIGH during a write cycle.Output data is masked (two-clock latency)when DQM is
sampled HIGH during a read cycle.DQM3 masks DQ31-DQ24,DQM2 masks DQ23-DQ16,DQM1
masks DQ15-DQ8,and DQM0 masks DQ7-DQ0.
DQ0-31 Input/Output
Data I/O:The DQ0-31 input and output data are synchronized with the positive edges of
CLK.The I/Os are byte-maskable during Reads and Writes.


Similar Part No. - IS42S32800B-7BLI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S32800 ISSI-IS42S32800 Datasheet
1Mb / 62P
   Concurrent auto precharge
IS42S32800-6BL ISSI-IS42S32800-6BL Datasheet
1Mb / 62P
   Concurrent auto precharge
IS42S32800-6BLI ISSI-IS42S32800-6BLI Datasheet
1Mb / 62P
   Concurrent auto precharge
IS42S32800-6TL ISSI-IS42S32800-6TL Datasheet
1Mb / 62P
   Concurrent auto precharge
IS42S32800-6TLI ISSI-IS42S32800-6TLI Datasheet
1Mb / 62P
   Concurrent auto precharge
More results

Similar Description - IS42S32800B-7BLI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS42S32160A ISSI-IS42S32160A Datasheet
1Mb / 60P
   4M Words x 32 Bits x 4 Banks (512-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Circuit Syst...
IC42S32200 ICST-IC42S32200 Datasheet
900Kb / 62P
   512K Words x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Silicon Solu...
IS42S32200C1 ISSI-IS42S32200C1 Datasheet
608Kb / 59P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS45S32200C1 ISSI-IS45S32200C1 Datasheet
607Kb / 59P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S32200B ISSI-IS42S32200B Datasheet
537Kb / 56P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
List of Unclassifed Man...
IS42S32200L ETC2-IS42S32200L Datasheet
1Mb / 59P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
logo
Integrated Silicon Solu...
IS42S32200E ISSI-IS42S32200E Datasheet
981Kb / 59P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16128 ISSI-IS42S16128 Datasheet
638Kb / 75P
   128K Words x 16 Bits x 2 Banks (4-MBIT) SYNCHRONOUS DYNAMIC RAM
42S32200 ISSI-42S32200 Datasheet
982Kb / 55P
   512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
IS42S16100C1 ISSI-IS42S16100C1_07 Datasheet
912Kb / 81P
   512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com