Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS61VF51236A-7.5TQI Datasheet(PDF) 11 Page - Integrated Silicon Solution, Inc

Part # IS61VF51236A-7.5TQI
Description  256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61VF51236A-7.5TQI Datasheet(HTML) 11 Page - Integrated Silicon Solution, Inc

Back Button IS61VF51236A-7.5TQI Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 14Page - Integrated Silicon Solution, Inc IS61VF51236A-7.5TQI Datasheet HTML 15Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 35 page
background image
Integrated Silicon Solution, Inc. — 1-800-379-4774
11
Rev. E
04/21/06
ISSI®
IS61LF25672A IS61LF51236A IS61LF102418A
IS61VF25672A IS61VF51236A IS61VF102418A
TRUTH TABLE(1-8) (3CE option)
OPERATION
ADDRESS
CE
CE
CE
CE
CE
CE2
CE2
CE2
CE2
CE2
CE2
ZZ
ADSP
ADSP
ADSP
ADSP
ADSP ADSC
ADSC
ADSC
ADSC
ADSC ADV
ADV
ADV
ADV
ADV WRITE
WRITE
WRITE
WRITE
WRITE OE
OE
OE
OE
OE
CLK
DQ
Deselect Cycle, Power-Down
None
H
X
X
L
X
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
L
XXXX
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
L
XXXX
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
H
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
H
L
X
X
X
L-H
High-Z
Snooze Mode, Power-Down
None
X
X
X
H
XXXXXX
High-Z
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
H
L-H
High-Z
Write Cycle, Begin Burst
External
L
L
H
L
H
L
X
L
X
L-H
D
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
H
L-H
High-Z
Write Cycle, Continue Burst
Next
X
X
X
L
H
H
L
L
X
L-H
D
Write Cycle, Continue Burst
Next
H
X
X
L
X
H
L
L
X
L-H
D
Read Cycle, Suspend Burst
Current
X
X
X
L
HHHH
L
L-H
Q
Read Cycle, Suspend Burst
Current
X
X
X
L
HHHHH
L-H
High-Z
Read Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
H
X
X
L
X
HHHH
L-H
High-Z
Write Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
L
X
L-H
D
Write Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
L
X
L-H
D
NOTE:
1. X means “Don’t Care.” H means logic HIGH. L means logic LOW.
2. For
WRITE, L means one or more byte write enable signals (BWa-h) and BWE are LOW or GW is LOW. WRITE = H for all
BWx, BWE, GW HIGH.
3.
BWa enables WRITEs to DQa’s and DQPa. BWb enables WRITEs to DQb’s and DQPb. BWc enables WRITEs to DQc’s and
DQPc.
BWd enables WRITEs to DQd’s and DQPd. BWe enables WRITEs to DQe’s and DQPe. BWf enables WRITEs to DQf’s
and DQPf.
BWg enables WRITEs to DQg’s and DQPg. BWh enables WRITEs to DQh’s and DQPh. DQPa-DQPh are available
on the x72 version. DQPa and DQPb are available on the x18 version. DQPa-DQPd are available on the x36 version.
4. All inputs except
OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation,
OE must be HIGH before the input data setup time and held HIGH during
the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8.
ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write
enable signals and
BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.


Similar Part No. - IS61VF51236A-7.5TQI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61VF51218A ISSI-IS61VF51218A Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF51218A ISSI-IS61VF51218A Datasheet
549Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF51218A-6.5B2 ISSI-IS61VF51218A-6.5B2 Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF51218A-6.5B2I ISSI-IS61VF51218A-6.5B2I Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VF51218A-6.5B3 ISSI-IS61VF51218A-6.5B3 Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
More results

Similar Description - IS61VF51236A-7.5TQI

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61VPS25672A ISSI-IS61VPS25672A Datasheet
220Kb / 34P
   256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
IS61NSCS25672 ISSI-IS61NSCS25672 Datasheet
182Kb / 32P
   RAM 256K x 72, 512K x 36 18Mb Synchronous SRAM
IS61LF25636A ISSI-IS61LF25636A Datasheet
206Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF25636A ISSI-IS61LF25636A_10 Datasheet
549Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VPD51236A ISSI-IS61VPD51236A Datasheet
207Kb / 29P
   512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61SF25616 ISSI-IS61SF25616 Datasheet
109Kb / 16P
   256K x 16, 256K x 18 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61LF204836B ISSI-IS61LF204836B Datasheet
1Mb / 34P
   2M x 36, 4M x 18 72 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61NLF25672 ISSI-IS61NLF25672 Datasheet
251Kb / 35P
   256K x 72, 512K x 36 and 1M x 18 18Mb, FLOW THROUGH (NO WAIT) STATE BUS SRAM
logo
Motorola, Inc
MCM63F837 MOTOROLA-MCM63F837 Datasheet
713Kb / 28P
   256K x 36 and 512K x 18 Bit Flow?밫hrough BurstRAM Synchronous Fast Static RAM
logo
GSI Technology
GS816218B GSI-GS816218B Datasheet
1Mb / 41P
   1M x 18, 512K x 36, 256K x 72 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com