Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IS61VPS25618A-200B3I Datasheet(PDF) 10 Page - Integrated Silicon Solution, Inc

Part # IS61VPS25618A-200B3I
Description  128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS61VPS25618A-200B3I Datasheet(HTML) 10 Page - Integrated Silicon Solution, Inc

Back Button IS61VPS25618A-200B3I Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 12Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 13Page - Integrated Silicon Solution, Inc IS61VPS25618A-200B3I Datasheet HTML 14Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
10
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00A
10/07/04
ISSI®
IS61(64)LPS12832A
IS61(64)LPS12836A IS61(64)VPS12836A
IS61(64)LPS25618A IS61(64)VPS25618A
PARTIAL TRUTH TABLE
Function
GW
GW
GW
GW
GW
BWE
BWE
BWE
BWE
BWE
BWa
BWa
BWa
BWa
BWa
BWb
BWb
BWb
BWb
BWb
BWc
BWc
BWc
BWc
BWc
BWd
BWd
BWd
BWd
BWd
Read
H
H
X
X
X
X
Read
H
L
H
H
H
H
Write Byte 1
H
L
L
H
H
H
Write All Bytes
H
L
L
L
L
L
Write All Bytes
L
X
X
X
X
X
TRUTH TABLE(1-8)
OPERATION
ADDRESS
CE
CE
CE
CE
CE CE2
CE2
CE2
CE2
CE2
CE2
ZZ
ADSP
ADSP
ADSP
ADSP
ADSP
ADSC
ADSC
ADSC
ADSC
ADSC ADV
ADV
ADV
ADV
ADV
WRITE
WRITE
WRITE
WRITE
WRITE OE
OE
OE
OE
OE
CLK
DQ
Deselect Cycle, Power-Down
None
H
X
X
L
X
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
X
L
L
H
L
X
X
X
L-H
High-Z
Deselect Cycle, Power-Down
None
L
H
X
L
H
L
X
X
X
L-H
High-Z
Snooze Mode, Power-Down
None
X
X
X
H
X
X
X
X
X
X
High-Z
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
L
X
X
X
H
L-H
High-Z
Write Cycle, Begin Burst
External
L
L
H
L
H
L
X
L
X
L-H
D
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
L
L-H
Q
Read Cycle, Begin Burst
External
L
L
H
L
H
L
X
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
X
X
X
L
H
H
L
H
H
L-H
High-Z
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
H
L-H
High-Z
Write Cycle, Continue Burst
Next
X
X
X
L
H
H
L
L
X
L-H
D
Write Cycle, Continue Burst
Next
H
X
X
L
X
H
L
L
X
L-H
D
Read Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
H
L-H
High-Z
Read Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
H
L-H
High-Z
Write Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
L
X
L-H
D
Write Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
L
X
L-H
D
NOTE:
1. X means “Don’t Care.” H means logic HIGH. L means logic LOW.
2. For
WRITE, L means one or more byte write enable signals (BWa-d) and BWE are LOW or GW is LOW. WRITE = H for all
BWx, BWE, GW HIGH.
3.
BWa enables WRITEs to DQa’s and DQPa. BWb enables WRITEs to DQb’s and DQPb. BWc enables WRITEs to DQc’s and
DQPc.
BWd enables WRITEs to DQd’s and DQPd. DQPa and DQPb are available on the x18 version. DQPa-DQPd are
available on the x36 version.
4. All inputs except
OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation,
OE must be HIGH before the input data setup time and held HIGH during the
input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8.
ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write
enable signals and
BWE LOW or GW LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.


Similar Part No. - IS61VPS25618A-200B3I

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61VPS25618EC-200B2 ISSI-IS61VPS25618EC-200B2 Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2I ISSI-IS61VPS25618EC-200B2I Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2L ISSI-IS61VPS25618EC-200B2L Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B2LI ISSI-IS61VPS25618EC-200B2LI Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
IS61VPS25618EC-200B3 ISSI-IS61VPS25618EC-200B3 Datasheet
2Mb / 36P
   128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM
More results

Similar Description - IS61VPS25618A-200B3I

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS61LPS51218A ISSI-IS61LPS51218A_12 Datasheet
803Kb / 35P
   256K x 36, 256K x 32, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
IS61LF12832A ISSI-IS61LF12832A Datasheet
166Kb / 25P
   128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61VPS25636A ISSI-IS61VPS25636A Datasheet
209Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
IS61VPD25636A ISSI-IS61VPD25636A Datasheet
208Kb / 32P
   256K x 36, 512K x 18 9 Mb SYNCHRONOUS PIPELINED, DOUBLE CYCLE DESELECT STATIC RAM
IS61SPD25632T ISSI-IS61SPD25632T Datasheet
154Kb / 22P
   256K x 32, 256K x 36, 512K x 18 SYNCHRONOUS PIPELINE, DOUBLE-CYCLE DESELECT STATIC RAM
IS61VPS25672A ISSI-IS61VPS25672A Datasheet
220Kb / 34P
   256K x 72, 512K x 36, 1024K x 18 18Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM
logo
Integrated Circuit Solu...
IS61SP12836 ICSI-IS61SP12836 Datasheet
475Kb / 14P
   128K x 36 SYNCHRONOUS PIPELINED STATIC RAM
logo
List of Unclassifed Man...
IS61SP12832 ETC-IS61SP12832 Datasheet
490Kb / 14P
   128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
logo
Motorola, Inc
MCM63Z736 MOTOROLA-MCM63Z736 Datasheet
220Kb / 20P
   128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63P737K MOTOROLA-MCM63P737K Datasheet
395Kb / 20P
   128K x 36 and 256K x 18 Bit Pipelined BurstRAM Synchronous Fast Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com