Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3DG6463V7D2-X Datasheet(PDF) 7 Page - White Electronic Designs Corporation

Part # W3DG6463V7D2-X
Description  512MB - 2x32Mx64 SDRAM UNBUFFERED
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3DG6463V7D2-X Datasheet(HTML) 7 Page - White Electronic Designs Corporation

Back Button W3DG6463V7D2-X Datasheet HTML 2Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 3Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 4Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 5Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 6Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 7Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 8Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 9Page - White Electronic Designs Corporation W3DG6463V7D2-X Datasheet HTML 10Page - White Electronic Designs Corporation  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
July 2005
Rev. 2
W3DG6463V-D2
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
PRELIMINARY
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
Notes
1.
All voltages referenced to VSS.
2.
This parameter is sampled. VCC, VCCQ = +3.3V; TA = 25°C; pin under test biased at
1.4V; f = 1 MHz.
3.
IDD is dependent on output loading and cycle rates. Specified values are obtained
with mini-mum cycle time and the outputs open.
4.
Enables on-chip refresh and address counters.
5.
The minimum specifications are used only to indicate cycle time at which proper
operation over the full temperature range is ensured.
6.
An initial pause of 100µs is required after power-up, followed by two AUTO
REFRESH commands, before proper device operation is ensured. (VCC and VCCQ
must be powered up simultaneously. VSS and VSSQ must be at same potential.) The
two AUTO REFRESH command wake-ups should be repeated any time the tREF
refresh requirement is exceeded.
7.
AC characteristics assume tT = 1ns.
8.
In addition to meeting the transition rate specification, the clock and CKE must
transit between VIH and VIL (or between VIL and VIH) in a mono-tonic manner.
9.
Outputs measured at 1.5V with equivalent load:
Q
50pF
10. tHZ defines the time at which the output achieves the open circuit condition; it is not
a reference to VOH or VOL. The last valid data element will meet tOH before going
High-Z.
11. AC timing and IDD tests have VIL = 0V and VIH = 3V with timing referenced to 1.5V
crossover point. If the input transition time is longer than 1ns, then the timing is
referenced at VIL (MAX) and VIH (MIN) and no longer at the 1.5V crossover point.
12. Other input signals are allowed to transition no more than once every two clocks
and are other-wise at valid VIH or VIL levels.
13. IDD specifications are tested after the device is properly initialized.
14. Timing actually specified by tCKS; clock(s) specified as a reference only at minimum
cycle rate.
15. Timing actually specified by tWR plus tRP; clock(s) specified as a reference only at
minimum cycle rate.
16. Timing actually specified by tWR.
17. Required clocks are specified by JEDEC functionality and are not dependent on
any timing parameter.
18. The IDD current will increase or decrease proportionally according to the amount of
frequency alteration for the test condition.
19. Address transitions average one transition every two clocks.
20. CLK must be toggled a minimum of two times during this period.
21. Based on tCK = 10ns for 10, and tCK = 7.5ns for 7 and 7.5.
22. VIH overshoot: VIH (MAX) = VCCQ + 2V for a pulse width ≤ 3ns, and the pulse width
cannot be greater than one third of the cycle rate. VIL under-shoot: VIL (MIN) = -2V
for a pulse width ≤ 3ns.
23. The clock frequency must remain constant (stable clock is defined as a signal
cycling within timing constraints specified for the clock pin) during access or
precharge states (READ, WRITE, including tWR, and PRECHARGE commands).
CKE may be used to reduce the data rate.
24. Auto precharge mode only. The precharge timing budget (tRP) begins 7ns for 7;
7.5ns for 7.5 and 7.5ns for 10 after the first clock delay, after the last WRITE is
executed. May not exceed limit set for precharge mode.
25. Precharge mode only.
26. JEDEC and PC133, PC100 specify three clocks.
27. tAC for 7/7.5 at CL = 3 with no load is 4.6ns and is guaranteed by design.
28. Parameter guaranteed by design.


Similar Part No. - W3DG6463V7D2-X

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3DG6464V-D1 WEDC-W3DG6464V-D1 Datasheet
72Kb / 5P
   512MB- 64Mx64 SDRAM, UNBUFFERED W/PLL
W3DG6464V10D1 WEDC-W3DG6464V10D1 Datasheet
72Kb / 5P
   512MB- 64Mx64 SDRAM, UNBUFFERED W/PLL
W3DG6464V75D1 WEDC-W3DG6464V75D1 Datasheet
72Kb / 5P
   512MB- 64Mx64 SDRAM, UNBUFFERED W/PLL
W3DG6464V7D1 WEDC-W3DG6464V7D1 Datasheet
72Kb / 5P
   512MB- 64Mx64 SDRAM, UNBUFFERED W/PLL
W3DG6465V-D1 WEDC-W3DG6465V-D1 Datasheet
80Kb / 5P
   512MB- 64Mx64 SDRAM UNBUFFERED
More results

Similar Description - W3DG6463V7D2-X

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3EG232M64STSU-D4 WEDC-WV3EG232M64STSU-D4 Datasheet
182Kb / 14P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6467S-D4 WEDC-W3EG6467S-D4 Datasheet
194Kb / 12P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S-D3 WEDC-W3EG6462S-D3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6466S-AD4 WEDC-W3EG6466S-AD4 Datasheet
193Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL
WV3EG232M64EFSU-D4 WEDC-WV3EG232M64EFSU-D4 Datasheet
188Kb / 11P
   512MB - 2x32Mx64 DDR SDRAM, UNBUFFERED, w/PLL, FBGA
W3DG7267V-D2 WEDC-W3DG7267V-D2 Datasheet
160Kb / 9P
   512MB - 2x32Mx72, SDRAM UNBUFFERED
W3DG7268V-AD1 WEDC-W3DG7268V-AD1 Datasheet
151Kb / 9P
   512MB- 64Mx72 SDRAM UNBUFFERED
W3DG7265V-D2 WEDC-W3DG7265V-D2 Datasheet
102Kb / 5P
   512MB- 64Mx72 SDRAM UNBUFFERED
W3DG6465V-D2 WEDC-W3DG6465V-D2 Datasheet
79Kb / 6P
   512MB - 64Mx64, SDRAM UNBUFFERED
logo
Elpida Memory
EBD52EC8AJFA ELPIDA-EBD52EC8AJFA Datasheet
197Kb / 19P
   512MB Unbuffered DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com