Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3E64M72S-266ESI Datasheet(PDF) 7 Page - White Electronic Designs Corporation

Part # W3E64M72S-266ESI
Description  64Mx72 DDR SDRAM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3E64M72S-266ESI Datasheet(HTML) 7 Page - White Electronic Designs Corporation

Back Button W3E64M72S-266ESI Datasheet HTML 3Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 4Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 5Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 6Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 7Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 8Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 9Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 10Page - White Electronic Designs Corporation W3E64M72S-266ESI Datasheet HTML 11Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
W3E64M72S-XBX
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
June 2005
Rev. 0
ADVANCED
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
COMMANDS
The Truth Table provides a quick reference of available
commands. This is followed by a written description of
each command.
DESELECT
The DESELECT function (CS# High) prevents new
commands from being executed by the DDR SDRAM.
The SDRAM is effectively deselected. Operations already
in progress are not affected.
NO OPERATION (NOP)
The NO OPERATION (NOP) command is used to perform
a NOP to the selected DDR SDRAM (CS# is LOW while
RAS#, CAS#, and WE# are high). This prevents unwanted
commands from being registered during idle or wait states.
Operations already in progress are not affected.
LOAD MODE REGISTER
The Mode Registers are loaded via inputs A0-12. The
LOAD MODE REGISTER command can only be issued
when all banks are idle, and a subsequent executable
command cannot be issued until tMRD is met.
ACTIVE
The ACTIVE command is used to open (or activate) a
row in a particular bank for a subsequent access. The
value on the BA0, BA1 inputs selects the bank, and the
address provided on inputs A0-12 selects the row. This row
remains active (or open) for accesses until a PRECHARGE
command is issued to that bank. A PRECHARGE
command must be issued before opening a different row
in the same bank.
READ
The READ command is used to initiate a burst read access
to an active row. The value on the BA0, BA1 inputs selects
the bank, and the address provided on inputs A0-9, 11
selects the starting column location. The value on input
A10 determines whether or not AUTO PRECHARGE is
used. If AUTO PRECHARGE is selected, the row being
accessed will be precharged at the end of the READ burst;
if AUTO PRECHARGE is not selected, the row will remain
open for subsequent accesses.
WRITE
The WRITE command is used to initiate a burst write
access to an active row. The value on the BA0, BA1
inputs selects the bank, and the address provided on
inputs A0-9, 11 selects the starting column location. The
value on input A10 determines whether or not AUTO
PRECHARGE is used. If AUTO PRECHARGE is selected,
the row being accessed will be precharged at the end of
the WRITE burst; if AUTO PRECHARGE is not selected,
the row will remain open for subsequent accesses. Input
data appearing on the DQ is written to the memory array
subject to the DQM input logic level appearing coincident
with the data. If a given DQM signal is registered LOW,
the corresponding data will be written to memory; if the
DQM signal is registered HIGH, the corresponding data
inputs will be ignored, and a WRITE will not be executed
to that byte/column location.
PRECHARGE
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all banks.
The bank(s) will be available for a subsequent row access
a specified time (tRP) after the PRECHARGE command is
issued. Except in the case of concurrent auto precharge,
where a READ or WRITE command to a different bank is
allowed as long as it does not interrupt the data transfer
in the current bank and does not violate any other timing
parameters. Input A10 determines whether one or all
banks are to be precharged, and in the case where only
one bank is to be precharged, inputs BA0, BA1 select the
bank. Otherwise BA0, BA1 are treated as “Don’t Care.”
Once a bank has been precharged, it is in the idle state and
must be activated prior to any READ or WRITE commands
being issued to that bank. A PRECHARGE command will
be treated as a NOP if there is no open row in that bank
(idle state), or if the previously open row is already in the
process of precharging.
AUTO PRECHARGE
AUTO PRECHARGE is a feature which performs the
same individual-bank PRECHARGE function described
above, but without requiring an explicit command. This is
accomplished by using A10 to enable AUTO PRECHARGE
in conjunction with a specific READ or WRITE command.
A precharge of the bank/row that is addressed with the
READ or WRITE command is automatically performed
upon completion of the READ or WRITE burst. AUTO


Similar Part No. - W3E64M72S-266ESI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3E16M64S-200BC WEDC-W3E16M64S-200BC Datasheet
709Kb / 16P
   16Mx64 DDR SDRAM
W3E16M64S-200BI WEDC-W3E16M64S-200BI Datasheet
709Kb / 16P
   16Mx64 DDR SDRAM
W3E16M64S-200BM WEDC-W3E16M64S-200BM Datasheet
709Kb / 16P
   16Mx64 DDR SDRAM
W3E16M64S-250BC WEDC-W3E16M64S-250BC Datasheet
709Kb / 16P
   16Mx64 DDR SDRAM
W3E16M64S-250BI WEDC-W3E16M64S-250BI Datasheet
709Kb / 16P
   16Mx64 DDR SDRAM
More results

Similar Description - W3E64M72S-266ESI

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG7264S-JD3 WEDC-W3EG7264S-JD3 Datasheet
173Kb / 11P
   512MB - 64Mx72 DDR SDRAM UNBUFFERED
WV3EG64M72ETSU-D3 WEDC-WV3EG64M72ETSU-D3 Datasheet
230Kb / 10P
   512MB - 64Mx72 DDR SDRAM UNBUFFERED
W3EG7266S-D3 WEDC-W3EG7266S-D3 Datasheet
172Kb / 12P
   512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 WEDC-W3EG7263S-D3 Datasheet
219Kb / 13P
   512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7266S-AD4 WEDC-W3EG7266S-AD4 Datasheet
191Kb / 13P
   512MB - 64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL
W3DG7268V-D1 WEDC-W3DG7268V-D1 Datasheet
177Kb / 10P
   512MB- 64Mx72 SDRAM UNBUFFERED
W3DG7268V-AD1 WEDC-W3DG7268V-AD1 Datasheet
151Kb / 9P
   512MB- 64Mx72 SDRAM UNBUFFERED
W3DG7265V-D2 WEDC-W3DG7265V-D2 Datasheet
102Kb / 5P
   512MB- 64Mx72 SDRAM UNBUFFERED
WED3DG7266V-D1 WEDC-WED3DG7266V-D1 Datasheet
120Kb / 7P
   512MB - 64Mx72 SDRAM, UNBUFFERED, w/PLL
logo
Qimonda AG
HYB25D512400C QIMONDA-HYB25D512400C Datasheet
1Mb / 37P
   DDR SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com