Electronic Components Datasheet Search |
|
W3EG128M72ETSU202JD3 Datasheet(PDF) 5 Page - White Electronic Designs Corporation |
|
W3EG128M72ETSU202JD3 Datasheet(HTML) 5 Page - White Electronic Designs Corporation |
5 / 14 page W3EG128M72ETSU-D3 -JD3 -AJD3 5 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs January 2005 Rev. 0 ADVANCED IDD SPECIFICATIONS AND TEST CONDITIONS 0°C ≤ TA ≤ 70°C, VCC = VCCQ = 2.5V ± 0.2V (100, 133, 166MHz), VCC = VCCQ = +2.6V ± 0.1V (200MHz) Parameter Symbol Conditions DDR400@ CL=3 DDR333@ CL=2.5 DDR266@ CL=2, 2.5 DDR200@ CL=2 Units Max Max Max Max Operating Current IDD0 One device bank; Active - Precharge; (MIN); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles. TRC=TRC(MIN); TCK=TCK TBD TBD TBD TBD mA Operating Current IDD1 One device bank; Active- Read-Precharge; Burst = 2; TRC=TRC(MIN);TCK=TCK (MIN); Iout = 0mA; Address and control inputs changing once per clock cycle. TBD TBD TBD TBD mA Precharge Power- Down Standby Current IDD2P All device banks idle; Power-down mode; TCK=TCK(MIN); CKE=(low) TBD TBD TBD TBD mA Idle Standby Current IDD2F CS# = High; All device banks idle; TCK=TCK(MIN); CKE = high; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS and DM. TBD TBD TBD TBD mA Active Power-Down Standby Current IDD3P One device bank active; Power-down mode; TCK(MIN); CKE=(low) TBD TBD TBD TBD mA Active Standby Current IDD3N CS# = High; CKE = High; One device bank; Active-Precharge; TRC=TRAS(MAX); TCK=TCK(MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle. TBD TBD TBD TBD mA Operating Current IDD4R Burst = 2; Reads; Continous burst; One device bank active;Address andcontrol inputs changing once per clock cycle; TCK=TCK(MIN); IOUT = 0mA. TBD TBD TBD TBD mA Operating Current IDD4W Burst = 2; Writes; Continous burst; One device bank active; Address and control inputs changing once per clock cycle; TCK=TCK(MIN); DQ,DM and DQS inputs changing twice per clock cycle. TBD TBD TBD TBD mA Auto Refresh Current IDD5 TRC=TRC(MIN) TBD TBD TBD TBD mA Self Refresh Current IDD6 CKE ≤ 0.2V TBD TBD TBD TBD mA Operating Current IDD7A Four bank interleaving Reads (BL=4) with auto precharge with TRC=TRC (MIN); TCK=TCK(MIN); Address and control inputs change only during Active Read or Write commands TBD TBD TBD TBD mA |
Similar Part No. - W3EG128M72ETSU202JD3 |
|
Similar Description - W3EG128M72ETSU202JD3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |