 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
W3EG6462S403JD3 Datasheet(PDF) 8 Page - White Electronic Designs Corporation |
|
||||||||||||||||||||||||||||||
W3EG6462S403JD3 Datasheet(HTML) 8 Page - White Electronic Designs Corporation |
|
|
8 / 13 page  White Electronic Designs W3EG6462S-D3 -JD3 8 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com May 2005 Rev. 4 ADVANCED DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (continued) AC CHARACTERISTICS 403 335 262 263/265 202 PARAMETER SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES Address and control input setup time (slow slew rate) tISS 0.6 0.80 1 1 1 ns 12 Address and Control input pulse width (for each input) tIPW 2.2 2.2 2.2 2.2 2.2 ns LOAD MODE REGISTER command cycle time tMRD 2 12151515 ns DQ-DQS hold, DQS to first DQ to go non-valid, per access tQH tHP - tQHS tHP - tQHS tHP - tQHS tHP - tQHS tHP - tQHS ns 22, 23 Data hold skew factor tQHS 0.50 0.55 0.75 0.75 0.75 ns ACTIVE to PRECHARGE command tRAS 40 70,000 42 70,000 40 120,000 40 120,000 40 120,000 ns 31, 48 ACTIVE to READ with Auto precharge command tRAP 15 15 15 20 20 ns ACTIVE to ACTIVE/AUTO REFRESH command period tRC 55 60 60 65 65 ns AUTO REFRESH command period tRFC 70 75 75 75 75 ns 43 ACTIVE to READ or WRITE delay tRCD 15 15 15 20 20 ns PRECHARGE command period tRP 15 15 15 20 20 ns DQS read preamble tRPRE 0.9 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 tCK 37 DQS read postamble tRPST 0.4 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tCK 37 ACTIVE bank a to ACTIVE bank b command tRRD 10 12 15 15 15 ns DQS write preamble tWPRE 0.25 0.25 0.25 0.25 0.25 tCK DQS write preamble setup time tWPRES 00000 ns 18, 19 DQS write postamble tWPST 0.4 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tCK 17 Write recovery time tWR 15 15 15 15 15 ns Internal WRITE to READ command delay tWTR 21111 tCK Data valid output window na tQH - tDQSQ tQH - tDQSQ tQH - tDQSQ tQH - tDQSQ tQH - tDQSQ ns 22 REFRESH to REFRESH command tREFC 70.3 70.3 70.3 70.3 70.3 µs 21 Average periodic refresh interval tREFI 7.8 7.8 7.8 7.8 7.8 µs 21 Terminating voltage delay to VCC tVTD 00000 ns Exit SELF REFRESH to non-READ command tXSNR 75 75 75 75 75 ns Exit SELF REFRESH to READ command tXSRD 200 200 200 200 200 tCK |
Similar Part No. - W3EG6462S403JD3 |
|
Similar Description - W3EG6462S403JD3 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
