Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3EG6467S335D4 Datasheet(PDF) 7 Page - White Electronic Designs Corporation

Part # W3EG6467S335D4
Description  512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3EG6467S335D4 Datasheet(HTML) 7 Page - White Electronic Designs Corporation

Back Button W3EG6467S335D4 Datasheet HTML 3Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 4Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 5Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 6Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 7Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 8Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 9Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 10Page - White Electronic Designs Corporation W3EG6467S335D4 Datasheet HTML 11Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
7
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
W3EG6467S-D4
January 2005
Rev. 1
ADVANCED
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS
DDR400: VCC = VCCQ = +2.6V ± 0.1V
AC CHARACTERISTICS
403
335
262
265
202
PARAMETER
SYMBOL MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX UNITS NOTES
Access window of DQs from CK/CK#
tAC
-0.7
+0.7
-0.7
+0.7
-0.75 +0.75 -0.75
0.75
-0.8
0.8
ns
CK high-level width
tCH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
25
CK low-level width
tCL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
25
Clock cycle time
CL = 3
tCK (3)
5
7.5
6
13
7.5
13
7.5
13
8
13
ns
38, 43
CL = 2.5
tCK (2.5)
6
13
7.5
13
7.5
13
7.5/10
13
10
13
ns
38, 43
CL = 2
tCK (2)
7.5
13
ns
37, 42
DQ and DM input hold time relative to DQS
tDH
0.4
0.45
0.5
0.6
ns
22, 26
DQ and DM input setup time relative to DQS
tDS
0.4
0.45
0.5
0.6
ns
22, 26
DQ and DM input pulse width (for each input)
tDIPW
1.75
1.75
1.75
2
ns
26
Access window of DQS from CK/CK#
tDQSCK
-0.6
+0.6
-0.60 +0.60 -0.75 +0.75 +0.75
-0.8
+0.8
ns
DQS input high pulse width
tDQSH
0.35
0.35
0.35
0.35
tCK
DQS input low pulse width
tDQSL
0.35
0.35
0.35
0.35
tCK
DQS-DQ skew, DQS to last DQ valid, per group, per
access
tDQSQ
0.40
0.45
0.5
0.5
0.6
ns
22
Write command to first DQS latching transition
tDQSS
0.72
1.28
0.75
1.25
0.75
1.25
0.75
1.25
0.75
1.25
tCK
DQS falling edge to CK rising - setup time
tDSS
0.2
0.2
0.2
0.2
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
0.2
0.2
0.2
0.2
0.2
tCK
Half clock period
tHP
tCH,tCL
tCH,tCL
tCH,tCL
tCH,tCL
tCH,tCL
ns
29
Data-out high-impedance window from CK/CK#
tHZ
+0.70
+0.70
+0.75
+0.75
+0.8
ns
16, 35
Data-out low-impedance window from CK/CK#
tLZ
-0.70
-0.70
-0.75
-0.75
-0.8
ns
16, 35
Address and control input hold time (1 V/ns)
tIHF
0.6
0.75
0.90
0.90
1.1
ns
12
ns
12
Address and control input setup time (1 V/ns)
tISF
0.6
0.75
0.90
0.90
1.1
ns
12
Address and control input hold time (0.5 V/ns)
tIHS
0.6
0.80
1
1
1.1
ns
12
Address and control input setup time (0.5 V/ns)
tISS
0.6
0.80
1
1
1.1
ns
12
Address and Control input pulse width (for each input)
tIPW
2.20
2.2
2.2
2.2
2.2
ns
LOAD MODE REGISTER command cycle time
tMRD
2
12151516
ns
DQ-DQS hold, DQS to first DQ to go non-valid, per
access
tQH
tHP
- tQHS
tHP
- tQHS
tHP
- tQHS
tHP
- tQHS
tHP
- tQHS
ns
22
Data hold skew factor
tQHS
0.50
0.60
0.75
0.75
1
ns
ACTIVE to PRECHARGE command
tRAS
40
70,000
42
70,000
40
120,000
40
120,000
40
120,000
ns
30
ACTIVE to READ with Auto precharge command
tRAP
15
15
15
20
20
ns
ACTIVE to ACTIVE/AUTO REFRESH command
period
tRC
55
60
60
65
70
ns
AUTO REFRESH command period
tRFC
70
72
75
72
75
ns
41
ACTIVE to READ or WRITE delay
tRCD
15
15
15
20
20
ns
PRECHARGE command period
tRP
15
15
15
20
20
ns
DQS read preamble
tRPRE
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
0.9
1.1
tCK
36
DQS read postamble
tRPST
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
0.4
0.6
tCK
36
ACTIVE bank a to ACTIVE bank b command
tRRD
10
12
15
15
15
ns
DQS write preamble
tWPRE
0.25
0.25
0.25
0.25
0.25
tCK
DQS write preamble setup time
tWPRES
00000
ns
17, 19


Similar Part No. - W3EG6467S335D4

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3EG6462S-D3 WEDC-W3EG6462S-D3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S-JD3 WEDC-W3EG6462S-JD3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S202D3 WEDC-W3EG6462S202D3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S202JD3 WEDC-W3EG6462S202JD3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S262D3 WEDC-W3EG6462S262D3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
More results

Similar Description - W3EG6467S335D4

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3EG232M64STSU-D4 WEDC-WV3EG232M64STSU-D4 Datasheet
182Kb / 14P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6462S-D3 WEDC-W3EG6462S-D3 Datasheet
237Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
W3EG6466S-AD4 WEDC-W3EG6466S-AD4 Datasheet
193Kb / 13P
   512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL
W3DG6463V-D2 WEDC-W3DG6463V-D2 Datasheet
254Kb / 10P
   512MB - 2x32Mx64 SDRAM UNBUFFERED
WV3EG232M64EFSU-D4 WEDC-WV3EG232M64EFSU-D4 Datasheet
188Kb / 11P
   512MB - 2x32Mx64 DDR SDRAM, UNBUFFERED, w/PLL, FBGA
logo
Elpida Memory
EBD52EC8AJFA ELPIDA-EBD52EC8AJFA Datasheet
197Kb / 19P
   512MB Unbuffered DDR SDRAM
HB54A5128FN-A75B ELPIDA-HB54A5128FN-A75B Datasheet
192Kb / 17P
   512MB Unbuffered DDR SDRAM DIMM
logo
White Electronic Design...
W3EG7264S-JD3 WEDC-W3EG7264S-JD3 Datasheet
173Kb / 11P
   512MB - 64Mx72 DDR SDRAM UNBUFFERED
logo
Elpida Memory
EBD52UC8AMFA-5 ELPIDA-EBD52UC8AMFA-5 Datasheet
162Kb / 18P
   512MB Unbuffered DDR SDRAM DIMM
logo
White Electronic Design...
WV3EG64M64ETSU-D3 WEDC-WV3EG64M64ETSU-D3 Datasheet
236Kb / 10P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com