W3EG7265S202JD3 datasheet(6/12 Pages) WEDC

Part #	W3EG7265S202JD3

Description	512MB - 2x32Mx72 DDR SDRAM REGISTERED, w/PLL

Download	12 Pages

Scroll/Zoom	100%

Manufacturer	WEDC [White Electronic Designs Corporation]

Direct Link	http://www.whiteedc.com

Logo

6 / 12 page

6

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

White Electronic Designs

W3EG7265S-JD3

January 2005

Rev. 3

PRELIMINARY

IDD SPECIFICATIONS AND TEST CONDITIONS

0°C

≤ TA ≤ 70°C, VCC = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V

Includes PLL and register power

Parameter

Symbol

Conditions

DDR266@CL=2.0

Max

DDR266@CL=2.5

Max

DDR200@CL=2

Max

Units

Operating Current

IDD0

One device bank; Active - Precharge;

tRC=tRC (MIN); tCK=tCK (MIN); DQ,DM

and DQS inputs changing once per

clock cycle; Address and control

inputs changing once every two

cycles.

2610

2565

mA

Operating Current

IDD1

One device bank; Active-Read-

Precharge Burst = 2; tRC=tRC (MIN);

tCK=tCK (MIN); lOUT = 0mA; Address

and control inputs changing once per

clock cycle.

2925

2880

mA

Precharge Power-

Down Standby

Current

IDD2P

All device banks idle; Power-down

mode; tCK=tCK (MIN); CKE=(low)

72

rnA

Idle Standby Current

IDD2F

CS# = High; All device banks idle;

tCK=tCK (MIN); CKE = high; Address

and other control inputs changing

once per clock cycle. VIN = VREF for

DQ, DQS and DM.

1120

mA

Active Power-Down

Standby Current

IDD3P

One device bank active; Power-Down

mode; tCK (MIN); CKE=(low)

450

mA

Active Standby

Current

IDD3N

CS# = High; CKE = High; One device

bank; Active-Precharge; tRC=tRAS

(MAX); tCK=tCK (MIN); DQ, DM and

DQS inputs changing twice per clock

cycle; Address and other control

inputs changing once per clock cycle.

1210

mA

Operating Current

IDD4R

Burst = 2; Reads; Continuous burst;

One device bank active; Address

and control inputs changing once

per clock cycle; TCK= TCK (MIN); lOUT

= 0mA.

2835

mA

Operating Current

IDD4W

Burst = 2; Writes; Continuous burst;

One device bank active; Address

and control inputs changing once per

clock cycle; tCK=tCK (MIN); DQ,DM

and DQS inputs changing once per

clock cycle.

2700

rnA

Auto Refresh

Current

IDD5

tRC = tRC (MIN)

3635

mA

Self Refresh Current

IDD6

CKE

≤ 0.2V

347

mA

Operating Current

IDD7A

Four bank interleaving Reads (BL=4)

with auto precharge with tRC=tRC

(MIN); tCK=tCK (MIN); Address and

control inputs change only during

Active Read or Write commands.

4635

mA

Similar Part No. - W3EG7265S202JD3

Manufacturer	Part #	Datasheet	Description
White Electronic Design...	W3EG7262S-D3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED
	W3EG7262S-JD3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED
	W3EG7262S202D3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED
	W3EG7262S202JD3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED
	W3EG7262S262D3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED

More results

Similar Description - W3EG7265S202JD3

Manufacturer	Part #	Datasheet	Description
White Electronic Design...	W3EG7264S-AD4	197Kb / 13P	512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL
	W3EG7266S-D3	172Kb / 12P	512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
	W3EG7263S-D3	219Kb / 13P	512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
	WV3DG7266V-D1	172Kb / 8P	512MB -2x32Mx72 SDRAM, UNBUFFERED, w/PLL
	WED3DG7264V-D1	188Kb / 9P	512MB - 2x32Mx72 SDRAM, UNBUFFERED w/PLL
	W3EG7262S-D3	218Kb / 12P	512MB - 2X32Mx72 DDR SDRAM UNBUFFERED
	WV3HG64M72AER-AD6	161Kb / 10P	512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
	W3EG6466S-AD4	193Kb / 13P	512MB - 2x32Mx64 DDR SDRAM UNBUFFERED, w/PLL
	W3EG6464S-AD4	99Kb / 9P	512MB - 64Mx64 DDR SDRAM UNBUFFERED w/PLL
Elpida Memory	EBD52RC8AKFA	184Kb / 18P	512MB Registered DDR SDRAM DIMM

More results

W3EG7265S202JD3 Datasheet(PDF) 6 Page - White Electronic Designs Corporation

W3EG7265S202JD3 Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Similar Part No. - W3EG7265S202JD3

Similar Description - W3EG7265S202JD3

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL