Electronic Components Datasheet Search |
|
W3EG7266S262AD4 Datasheet(PDF) 7 Page - White Electronic Designs Corporation |
|
W3EG7266S262AD4 Datasheet(HTML) 7 Page - White Electronic Designs Corporation |
7 / 13 page W3EG7266S-AD4 -BD4 7 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs October 2004 Rev. 7 PRELIMINARY DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS DDR400: VCC = VCCQ = +2.6V ± 0.1V AC CHARACTERISTICS 403 335 262 265 202 PARAMETER SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES Access window of DQs from CK/CK# tAC -0.7 +0.7 -0.7 +0.7 -0.75 +0.75 -0.75 0.75 -0.8 0.8 ns CK high-level width tCH 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK 25 CK low-level width tCL 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tCK 25 Clock cycle time CL = 3 tCK (3) 5 7.5 6 13 7.5 13 7.5 13 8 13 ns 38, 43 CL = 2.5 tCK (2.5) 6 13 7.5 13 7.5 13 7.5/10 13 10 13 ns 38, 43 CL = 2 tCK (2) 7.5 13 ns 37, 42 DQ and DM input hold time relative to DQS tDH 0.4 0.45 0.5 0.6 ns 22, 26 DQ and DM input setup time relative to DQS tDS 0.4 0.45 0.5 0.6 ns 22, 26 DQ and DM input pulse width (for each input) tDIPW 1.75 1.75 1.75 2 ns 26 Access window of DQS from CK/CK# tDQSCK -0.6 +0.6 -0.60 +0.60 -0.75 +0.75 +0.75 -0.8 +0.8 ns DQS input high pulse width tDQSH 0.35 0.35 0.35 0.35 tCK DQS input low pulse width tDQSL 0.35 0.35 0.35 0.35 tCK DQS-DQ skew, DQS to last DQ valid, per group, per access tDQSQ 0.40 0.45 0.5 0.5 0.6 ns 22 Write command to first DQS latching transition tDQSS 0.72 1.28 0.75 1.25 0.75 1.25 0.75 1.25 0.75 1.25 tCK DQS falling edge to CK rising - setup time tDSS 0.2 0.2 0.2 0.2 0.2 tCK DQS falling edge from CK rising - hold time tDSH 0.2 0.2 0.2 0.2 0.2 tCK Half clock period tHP tCH,tCL tCH,tCL tCH,tCL tCH,tCL tCH,tCL ns 29 Data-out high-impedance window from CK/CK# tHZ +0.70 +0.70 +0.75 +0.75 +0.8 ns 16, 35 Data-out low-impedance window from CK/CK# tLZ -0.70 -0.70 -0.75 -0.75 -0.8 ns 16, 35 Address and control input hold time (1 V/ns) tIHF 0.6 0.75 0.90 0.90 1.1 ns 12 ns 12 Address and control input setup time (1 V/ns) tISF 0.6 0.75 0.90 0.90 1.1 ns 12 Address and control input hold time (0.5 V/ns) tIHS 0.6 0.80 1 1 1.1 ns 12 Address and control input setup time (0.5 V/ns) tISS 0.6 0.80 1 1 1.1 ns 12 Address and Control input pulse width (for each input) tIPW 2.20 2.2 2.2 2.2 2.2 ns LOAD MODE REGISTER command cycle time tMRD 2 12151516 ns DQ-DQS hold, DQS to first DQ to go non-valid, per access tQH tHP - tQHS tHP - tQHS tHP - tQHS tHP - tQHS tHP - tQHS ns 22 Data hold skew factor tQHS 0.50 0.60 0.75 0.75 1 ns ACTIVE to PRECHARGE command tRAS 40 70,000 42 70,000 40 120,000 40 120,000 40 120,000 ns 30 ACTIVE to READ with Auto precharge command tRAP 15 15 15 20 20 ns ACTIVE to ACTIVE/AUTO REFRESH command period tRC 55 60 60 65 70 ns AUTO REFRESH command period tRFC 70 72 75 72 75 ns 41 ACTIVE to READ or WRITE delay tRCD 15 15 15 20 20 ns PRECHARGE command period tRP 15 15 15 20 20 ns DQS read preamble tRPRE 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 tCK 36 DQS read postamble tRPST 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tCK 36 ACTIVE bank a to ACTIVE bank b command tRRD 10 12 15 15 15 ns DQS write preamble tWPRE 0.25 0.25 0.25 0.25 0.25 tCK DQS write preamble setup time tWPRES 00000 ns 17, 19 |
Similar Part No. - W3EG7266S262AD4 |
|
Similar Description - W3EG7266S262AD4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |