Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

W3H64M72EERXXXAD7MG Datasheet(PDF) 6 Page - White Electronic Designs Corporation

Part # W3H64M72EERXXXAD7MG
Description  512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

W3H64M72EERXXXAD7MG Datasheet(HTML) 6 Page - White Electronic Designs Corporation

Back Button W3H64M72EERXXXAD7MG Datasheet HTML 2Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 3Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 4Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 5Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 6Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 7Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 8Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 9Page - White Electronic Designs Corporation W3H64M72EERXXXAD7MG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
W3HG64M72EER-AD7
December 2005
Rev. 1
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only; TA = 0°C, VCC = 1.9V
Symbol Parameter
Condition
806
667
534
403
Unit
ICCO*
Operating one bank
active-precharge;
tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
810
720
720
mA
ICC1*
Operating one
bank active-read-
precharge;
IOUT = OmA; BL = 4; CL = CL(ICC); tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS
MIN(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are SWITCHING; Data bus inputs are SWITCHING; Data
pattern is sames as ICC4W.
TBD
945
855
810
mA
ICC2P**
Precharge power-
down current;
All banks idle; tCK = tCK(I
CC); CKE is LOW; Other control and address
bus inputs are STABLE; Data bus inputs are FLOATING
TBD
45
45
45
mA
ICC2Q**
Precharge quite
standby current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are FLOATING
TBD
450
360
315
mA
ICC2N**
Precharge standby
current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control
and address bus inputs are STABLE; Data bus inputs are SWITCHING
TBD
495
405
360
mA
ICC3P**
Active power-down
current;
All banks open; tCK = tCK(I
CC), CKE is LOW;
Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
Fast PDN Exit
MRS(12) = 0
TBD
315
270
225
mA
Slow PDN Exit
MRS(12) = 1
TBD
90
90
90
mA
ICC3N**
Active standby
current;
All banks open; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE
is HIGH, CS# is HIGH between valid commands; Other control and
address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
585
495
405
mA
ICC4W*
Operating burst
write current;
All banks open; Continuous burst writes; BL = 4; CL = CL(ICC); AL =
0; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is
HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
1,395
1,170
990
mA
ICC4R*
Operating burst
read current;
All banks open; Continuous burst reads; TOUT = OmA; BL = 4; CL =
CL(ICC); AL = 0; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as ICC4W.
TBD
1,575
1,305
1,035
mA
ICC5**
Burst auto refresh
current;
tCK = tCK(I
CC); Refresh command at every tRC(ICC) interval; CKE is HIGH;
CS# is HIGH between valid commands; Other control and address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,890
1,800
1,710
mA
ICC6**
Self refresh current;
CK and CK# at OV; CKE < 0.2V; Other control
and address bus inputs are FLOATING; Data
bus inputs are FLOATING
Normal
TBD
45
45
45
mA
ICC7*
Operating bank
interleave read
curent;
All bank interleaving reads; IOUT = OmA; BL = 4; CL = CL(ICC); AL
= tRCD(I
CC) - 1*tCK(ICC); tCK = tCK(ICC); tRC = tRC(ICC); tRRD = tRRD MIN(ICC)
= 1*tCK(I
CC); CKE is HIGH; CS# is HIGH between valid commands;
Address bus inputs are STABLE during DESELECTs; Data bus inputs
are SWITCHING
TBD
2,520
2,340
2,070
mA
Notes:
ICC specification is based on MICRON components. Other DRAM manufacturers specification may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P ( CKE LOW) mode.
** Value calculated reflects all module ranks in this operating condition.


Similar Part No. - W3H64M72EERXXXAD7MG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
W3H64M72E-400ES WEDC-W3H64M72E-400ES Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-400ESC WEDC-W3H64M72E-400ESC Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-400ESI WEDC-W3H64M72E-400ESI Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-400ESM WEDC-W3H64M72E-400ESM Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
W3H64M72E-400SB WEDC-W3H64M72E-400SB Datasheet
941Kb / 30P
   64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
More results

Similar Description - W3H64M72EERXXXAD7MG

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WV3HG64M72EER-D7 WEDC-WV3HG64M72EER-D7 Datasheet
181Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
WV3HG64M72EER-D6 WEDC-WV3HG64M72EER-D6 Datasheet
179Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED DIMM, w/PLL
WV3HG64M72EER-PD4 WEDC-WV3HG64M72EER-PD4 Datasheet
195Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG64M72AER-AD6 WEDC-WV3HG64M72AER-AD6 Datasheet
161Kb / 10P
   512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL
W3HG264M72EER-AD7 WEDC-W3HG264M72EER-AD7 Datasheet
211Kb / 14P
   1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
WV3HG64M72EEU-PD4 WEDC-WV3HG64M72EEU-PD4 Datasheet
150Kb / 11P
   512MB - 64Mx72 DDR2 SDRAM, UNBUFFERED SO-DIMM, w/PLL
W3EG7266S-D3 WEDC-W3EG7266S-D3 Datasheet
172Kb / 12P
   512MB - 64Mx72 DDR SDRAM REGISTERED w/PLL
W3EG7263S-D3 WEDC-W3EG7263S-D3 Datasheet
219Kb / 13P
   512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL
W3HG2128M72ACER-AD6 WEDC-W3HG2128M72ACER-AD6 Datasheet
242Kb / 13P
   2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP
logo
Elpida Memory
EBE41AF4A1QB ELPIDA-EBE41AF4A1QB Datasheet
265Kb / 27P
   4GB VLP Registered DDR2 SDRAM DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com