1

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

June 2006

Rev. 6

PRELIMINARY

WED3EG7232S-JD3

256MB – 32Mx72 DDR SDRAM UNBUFFERED

FEATURES

Double-data-rate architecture

DDR200, DDR266, DDR333 amd DDR400

• JEDEC design specifications

Bi-directional data strobes (DQS)

Differential clock inputs (CK & CK#)

Programmable Read Latency 2, 2.5 (clock)

Programmable Burst Length (2, 4, 8)

Programmable Burst type (sequential & interleave)

Edge aligned data output, center aligned data input.

Auto and self refresh

Serial presence detect

Power supply:

166MHz)

JEDEC 184 pin DIMM package

• JD3 PCB height: 30.48 (1.20") Max

NOTE: Consult factory for availability of:

• RoHS compliant products

• Vendor source control options

• Industrial temperature option

DESCRIPTION

The WED3EG7232S is a 32Mx72 Double Data Rate

SDRAM memory module based on 256Mb DDR SDRAM

components. The module consists of nine 32Mx8 DDR

SDRAMs in 66 pin TSOP packages mounted on a 184

pin FR4 substrate.

Synchronous design allows precise cycle control with the

use of system clock. Data I/O transactions are possible on

both edges and Burst Lengths allow the same device to be

useful for a variety of high bandwidth, high performance

memory system applications.

* This product is under development, is not qualified or characterized and is subject to

change without notice.

OPERATING FREQUENCIES

DDR400 @CL=3

DDR333 @CL=2.5

DDR266 @CL=2

DDR266 @CL=2.5

DDR200 @CL=2

Clock Speed

200MHz

166MHz

133MHz

133MHz

100MHz

3-3-3

2.5-3-3

2-2-2

2.5-3-3

2-2-2