Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WEDPN4M64V-125BM Datasheet(PDF) 4 Page - White Electronic Designs Corporation

Part # WEDPN4M64V-125BM
Description  4Mx64 Synchronous DRAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WEDPN4M64V-125BM Datasheet(HTML) 4 Page - White Electronic Designs Corporation

  WEDPN4M64V-125BM Datasheet HTML 1Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 2Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 3Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 4Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 5Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 6Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 7Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 8Page - White Electronic Designs Corporation WEDPN4M64V-125BM Datasheet HTML 9Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
4
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
WEDPN4M64V-XBX
January 2005
Rev. 8
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
All inputs and outputs are LVTTL compatible. SDRAMs offer
substantial advances in DRAM operating performance,
including the ability to synchronously burst data at a high data
rate with automatic column-address generation, the ability to
interleave between internal banks in order to hide precharge
time and the capability to randomly change column addresses
on each clock cycle during a burst access.
FUNCTIONAL DESCRIPTION
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0 and BA1 select the bank,
A0-11 select the row). The address bits (A0-7) registered
coincident with the READ or WRITE command are used to
select the starting column location for the burst access.
Prior to normal operation, the SDRAM must be initialized.
The following sections provide detailed information
covering device initialization, register definition, command
descriptions and device operation.
INITIALIZATION
SDRAMs must be powered up and initialized in a predefined
manner. Operational procedures other than those specified
may result in undefined operation. Once power is applied
to VCC and VCCQ (simultaneously) and the clock is stable
(stable clock is defined as a signal cycling within timing
constraints specified for the clock pin), the SDRAM requires
a 100µs delay prior to issuing any command other than a
COMMAND INHIBIT or a NOP. Starting at some point during
this 100µs period and continuing at least through the end
of this period, COMMAND INHIBIT or NOP commands
should be applied.
Once the 100µs delay has been satisfied with at least
one COMMAND INHIBIT or NOP command having been
applied, a PRECHARGE command should be applied. All
banks must be precharged, thereby placing the device in
the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be
performed. After the AUTO REFRESH cycles are complete,
the SDRAM is ready for Mode Register programming. Because
the Mode Register will power up in an unknown state, it should
be loaded prior to applying any operational command.
REGISTER DEFINITION
MODE REGISTER
The Mode Register is used to define the specific mode
of operation of the SDRAM. This definition includes the
selec-tion of a burst length, a burst type, a CAS latency, an
operating mode and a write burst mode, as shown in Figure
2. The Mode Register is programmed via the LOAD MODE
REGISTER command and will retain the stored information
until it is programmed again or the device loses power.
Mode register bits M0-M2 specify the burst length, M3
specifies the type of burst (sequential or interleaved), M4-M6
specify the CAS latency, M7 and M8 specify the operating
mode, M9 specifies the WRITE burst mode, and M10 and
M11 are reserved for future use.
The Mode Register must be loaded when all banks are
idle, and the controller must wait the specified time before
initiating the subsequent operation. Violating either of these
requirements will result in unspecified operation.
BURST LENGTH
Read and write accesses to the SDRAM are burst oriented,
with the burst length being programmable, as shown
in Figure 2. The burst length determines the maximum
number of column locations that can be accessed for a
given READ or WRITE command. Burst lengths of 1, 2, 4
or 8 locations are available for both the sequential and the
interleaved burst types, and a full-page burst is available
for the sequential type. The full-page burst is used in
conjunction with the BURST TERMINATE command to
generate arbitrary burst lengths.
Reserved states should not be used, as unknown operation
or incompatibility with future versions may result.
When a READ or WRITE command is issued, a block of
columns equal to the burst length is effectively selected. All
accesses for that burst take place within this block, meaning
that the burst will wrap within the block if a boundary is
reached. The block is uniquely selected by A1-7 when the
burst length is set to two; by A2-7 when the burst length is set
to four; and by A3-7 when the burst length is set to eight. The
remaining (least significant) address bit(s) is (are) used to
select the starting location within the block. Full-page bursts
wrap within the page if the boundary is reached.


Similar Part No. - WEDPN4M64V-125BM

ManufacturerPart #DatasheetDescription
logo
White Electronic Design...
WEDPN4M72V-100B2C WEDC-WEDPN4M72V-100B2C Datasheet
330Kb / 15P
   4Mx72 Synchronous DRAM
WEDPN4M72V-100B2I WEDC-WEDPN4M72V-100B2I Datasheet
330Kb / 15P
   4Mx72 Synchronous DRAM
WEDPN4M72V-100B2M WEDC-WEDPN4M72V-100B2M Datasheet
330Kb / 15P
   4Mx72 Synchronous DRAM
WEDPN4M72V-125B2C WEDC-WEDPN4M72V-125B2C Datasheet
330Kb / 15P
   4Mx72 Synchronous DRAM
WEDPN4M72V-125B2I WEDC-WEDPN4M72V-125B2I Datasheet
330Kb / 15P
   4Mx72 Synchronous DRAM
More results

Similar Description - WEDPN4M64V-125BM

ManufacturerPart #DatasheetDescription
logo
Hanbit Electronics Co.,...
HSD4M64D4B HANBIT-HSD4M64D4B Datasheet
127Kb / 10P
   Synchronous DRAM Module 32Mbyte (4Mx64-Bit), DIMM, 4Banks, 4K Ref., 3.3V
HSD4M64B4 HANBIT-HSD4M64B4 Datasheet
87Kb / 11P
   Synchronous DRAM Module 32Mbyte (4Mx64-Bit), SO-DIMM, 4Banks, 4K Ref., 3.3V
HSD4M64B4W HANBIT-HSD4M64B4W Datasheet
81Kb / 10P
   Synchronous DRAM Module 32Mbyte(4Mx64-Bit), 144pin SO-DIMM, 4Banks, 4K Ref., 3.3V
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2 Datasheet
1Mb / 62P
   SYNCHRONOUS DRAM
MT48LC32M4A1 MICRON-MT48LC32M4A1 Datasheet
3Mb / 51P
   SYNCHRONOUS DRAM
logo
Eorex Corporation
EM482M3244VTB EOREX-EM482M3244VTB_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM488M1644VTG EOREX-EM488M1644VTG_15 Datasheet
1Mb / 18P
   Synchronous DRAM
EM48AM1684VBE EOREX-EM48AM1684VBE_15 Datasheet
1Mb / 17P
   Synchronous DRAM
EM484M1644VTC EOREX-EM484M1644VTC_15 Datasheet
199Kb / 17P
   Synchronous DRAM
EM484M1644VTD EOREX-EM484M1644VTD_15 Datasheet
1Mb / 18P
   Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com