Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M68AW256ML55ZB6E Datasheet(PDF) 8 Page - STMicroelectronics

Part # M68AW256ML55ZB6E
Description  4 Mbit (256K x16) 3.0V Asynchronous SRAM
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M68AW256ML55ZB6E Datasheet(HTML) 8 Page - STMicroelectronics

Back Button M68AW256ML55ZB6E Datasheet HTML 4Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 5Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 6Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 7Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 8Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 9Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 10Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 11Page - STMicroelectronics M68AW256ML55ZB6E Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 23 page
background image
M68AW256M
8/23
OPERATION
The device has four standard operating modes:
Output Disabled, Read, Write and Standby/Pow-
er-Down. These modes are determined by the
control inputs E, W, G, LB and UB as summarized
in Table 2., Operating Modes.
Output Disabled. The Output Enable signal, G,
provides high-speed tri-state control of DQ0-
DQ15, allowing fast read/write cycles on the I/O
data bus. The device is in Output Disabled mode
when Output Enable, G, is High. In this mode, LB
and UB are Don’t care and DQ0-DQ15 are high
impedance.
Read Mode. The M68AW256M is in the Read
mode whenever Write Enable (W) is High with
Output Enable (G) Low, and Chip Enable (E) is as-
serted.
This provides access to data from eight or sixteen,
depending on the status of the signal UB and LB,
of the 4,194,304 locations in the static memory ar-
ray, specified by the 18 address inputs.If only one
of
the
Byte
Enable
inputs
is at
VIL, the
M68AW256M is in Byte Read mode. If the two
Byte Enable inputs are at VIL, the M68AW256M is
in Word Read mode. So depending on the status
of the UB and LB signals, valid data will be avail-
able on the lower eight, the upper eight or all six-
teen output pins, tAVQV after the last stable
address, providing G is Low and E is Low.
If either of E or G is asserted after tAVQV has
elapsed, data access will be measured from the
limiting parameter (tELQV, tGLQV or tBLQV) rather
than the address. Data out may be indeterminate
at tELQX, tGLQX and tBLQX but data lines will always
be valid at tAVQV.
Write Mode. The M68AW256M is in the Write
mode whenever the W and E are Low. Either the
Chip Enable input (E) or the Write Enable input
(W)
must
be
de-asserted
during
Address
transitions for subsequent write cycles. When E
(W) is Low, and UB or LB is Low, write cycle
begins on the W (E)'s falling edge. When E and W
are Low, and UB = LB = High, write cycle begins
on the first falling edge of UB or LB. Therefore,
address setup time is referenced to Write Enable,
Chip Enable or UB/LB as tAVWL, tAVEL and tAVBL
respectively, and is determined by the latter
occurring edge.
The Write cycle can be terminated by the earlier
rising edge of E, W or UB/LB. If the Output is en-
abled (E = Low, G = Low, LB or UB = Low), then
W will return the outputs to high impedance within
tWLQZ of its falling edge. Care must be taken to
avoid bus contention in this type of operation. Data
input must be valid for tDVWH before the rising
edge of Write Enable, or for tDVEH before the rising
edge of E, or for tDVBH before the rising edge of
UB/LB whichever occurs first, and remain valid for
tWHDX, tEHDX and tBHDX respectively.
Standby/Power-Down. The M68AW256M has a
Chip Enable power down feature which invokes an
automatic standby mode whenever either Chip
Enable is de-asserted (E = High) or LB and UB are
de-asserted (LB and UB = High). An Output En-
able (G) signal provides a high speed tri-state con-
trol, allowing fast read/write cycles to be achieved
with the common I/O data bus. Operational modes
are determined by device control inputs W, E, LB
and UB as summarized in the Operating Modes ta-
ble (see Table 2).
Table 2. Operating Modes
Note: 1. X = VIH or VIL.
Operation
E
W
G
LB
UB
DQ0-DQ7
DQ8-DQ15
Power
Deselected
(Standby/Power-Down)
VIH
XXX
X
Hi-Z
Hi-Z
Standby (ISB)
XXX
VIH
VIH
Hi-Z
Hi-Z
Standby (ISB)
Lower Byte Read
VIL
VIH
VIL
VIL
VIH
Data Output
Hi-Z
Active (ICC)
Lower Byte Write
VIL
VIL
X
VIL
VIH
Data Input
Hi-Z
Active (ICC)
Output Disabled
VIL
VIH
VIH
X
X
Hi-Z
Hi-Z
Active (ICC)
Upper Byte Read
VIL
VIH
VIL
VIH
VIL
Hi-Z
Data Output
Active (ICC)
Upper Byte Write
VIL
VIL
X
VIH
VIL
Hi-Z
Data Input
Active (ICC)
Word Read
VIL
VIH
VIL
VIL
VIL
Data Output
Data Output
Active (ICC)
Word Write
VIL
VIL
X
VIL
VIL
Data Input
Data Input
Active (ICC)
Output Disabled
VIH
X
VIH
X
X
Hi-Z
Hi-Z
Active (ICC)


Similar Part No. - M68AW256ML55ZB6E

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M68AW256DL STMICROELECTRONICS-M68AW256DL Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
M68AW256DL55ND1T STMICROELECTRONICS-M68AW256DL55ND1T Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
M68AW256DL55ND6T STMICROELECTRONICS-M68AW256DL55ND6T Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
M68AW256DL55ZB1T STMICROELECTRONICS-M68AW256DL55ZB1T Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
M68AW256DL55ZB6T STMICROELECTRONICS-M68AW256DL55ZB6T Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
More results

Similar Description - M68AW256ML55ZB6E

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
M68AW256DL STMICROELECTRONICS-M68AW256DL Datasheet
109Kb / 20P
   4 Mbit (256K x16) 3.0V Asynchronous SRAM
M68AW064F STMICROELECTRONICS-M68AW064F Datasheet
265Kb / 18P
   1 Mbit 64K x16 3.0V Asynchronous SRAM
M68AW128M STMICROELECTRONICS-M68AW128M Datasheet
335Kb / 22P
   2 Mbit (128K x16) 3.0V Asynchronous SRAM
M68AW128ML STMICROELECTRONICS-M68AW128ML Datasheet
111Kb / 20P
   2 Mbit (128K x16) 3.0V Asynchronous SRAM
May 2002
M68AW512D STMICROELECTRONICS-M68AW512D Datasheet
124Kb / 18P
   8 Mbit 512K x16 3.0V Asynchronous SRAM
M68AW512M STMICROELECTRONICS-M68AW512M Datasheet
296Kb / 19P
   8 Mbit (512K x16) 3.0V Asynchronous SRAM
M68AW511A STMICROELECTRONICS-M68AW511A Datasheet
134Kb / 21P
   4 Mbit (512K x8) 3.0V Asynchronous SRAM
M68AR024D STMICROELECTRONICS-M68AR024D Datasheet
145Kb / 19P
   16 Mbit 1M x16 1.8V Asynchronous SRAM
M68AR128M STMICROELECTRONICS-M68AR128M Datasheet
122Kb / 18P
   2 Mbit (128K x16) 1.8V Asynchronous SRAM
M68AR512D STMICROELECTRONICS-M68AR512D Datasheet
140Kb / 19P
   8 Mbit 512K x16 1.8V Asynchronous SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com