Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X40431S14I-A Datasheet(PDF) 8 Page - Xicor Inc.

Part # X40431S14I-A
Description  4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X40431S14I-A Datasheet(HTML) 8 Page - Xicor Inc.

Back Button X40431S14I-A Datasheet HTML 4Page - Xicor Inc. X40431S14I-A Datasheet HTML 5Page - Xicor Inc. X40431S14I-A Datasheet HTML 6Page - Xicor Inc. X40431S14I-A Datasheet HTML 7Page - Xicor Inc. X40431S14I-A Datasheet HTML 8Page - Xicor Inc. X40431S14I-A Datasheet HTML 9Page - Xicor Inc. X40431S14I-A Datasheet HTML 10Page - Xicor Inc. X40431S14I-A Datasheet HTML 11Page - Xicor Inc. X40431S14I-A Datasheet HTML 12Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 24 page
background image
X40430/X40431 – Preliminary Information
Characteristics subject to change without notice.
8 of 24
REV 1.2.3 11/28/00
www.xicor.com
BP1, BP0: Block Protect Bits (Nonvolatile)
The Block Protect Bits, BP1 and BP0, determine which
blocks of the array are write protected. A write to a pro-
tected block of memory is ignored. The block protect
bits will prevent write operations to one of eight seg-
ments of the array.
PUP1, PUP0: Power Up Bits (Nonvolatile)
The Power Up bits, PUP1 and PUP0, determine the
tPURST time delay. The nominal power up times are
shown in the following table.
WD1, WD0: Watchdog Timer Bits (Nonvolatile)
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
Writing to the Control Registers
Changing any of the nonvolatile bits of the control and
trickle registers requires the following steps:
– Write a 02H to the Control Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation preceded
by a start and ended with a stop).
– Write a 06H to the Control Register to set the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
byte are required. (Operation proceeded by a start
and ended with a stop).
– Write one byte value to the Control Register that has
all the control bits set to the desired state. The Con-
trol register can be represented as qxys t01r in
binary, where xy are the WD bits, and st are the BP
bits and qr are the power up bits. This operation pro-
ceeded by a start and ended with a stop bit. Since
this is a nonvolatile write cycle it will take up to 10ms
(max.) to complete. The RWEL bit is reset by this
cycle and the sequence must be repeated to change
the nonvolatile bits again. If bit 2 is set to ‘1’ in this
third step (qxys t11r) then the RWEL bit is set, but
the WD1, WD0, PUP1, PUP0, BP1 and BP0 bits
remain unchanged. Writing a second byte to the con-
trol register is not allowed. Doing so aborts the write
operation and returns a NACK.
– A read operation occurring between any of the previ-
ous operations will not interrupt the register write
operation.
– The RWEL bit cannot be reset without writing to the
nonvolatile control bits in the control register, power
cycling the device or attempting a write to a write
protected block.
To illustrate, a sequence of writes to the device consist-
ing of [02H, 06H, 02H] will reset all of the nonvolatile
bits in the Control Register to 0. A sequence of [02H,
06H, 06H] will leave the nonvolatile bits unchanged
and the RWEL bit remains set.
Fault Detection Register (FDR)
The Fault Detection Register provides the user the
status of what causes the system reset active. The
Manual Reset Fail, Watchdog Timer Fail and Three
Low Voltage Fail bits are volatile
The FDR is accessed with a special preamble in the
slave byte (1011) and is located at address 0FFh. It
can only be modified by performing a byte write opera-
tion directly to the address of the register and only one
data byte is allowed for each register write operation.
There is no need to set the WEL or RWEL in the
control register to access this FDR.
Protected Addresses
(Size)
Array Lock
0
0
None
None
0
1
180h – 1FFh (128 bytes)
Upper 1/4 (Q4)
1
0
100h – 1FFh (256 bytes)
Upper 1/2 (Q3,Q4)
1
1
000h – 1FFh (512 bytes)
Full Array (All)
PUP1
PUP0
Power on Reset Delay (tPURST)
0
0
50ms
0
1
200ms
1
0
400ms
1
1
800ms
WD1
WD0
Watchdog Time Out Period
0
0
1.4 seconds
0
1
200 milliseconds
1
0
25 milliseconds
1
1
disabled
7
6543
2
1
0
LV1F
LV2F
LV3F
WDF
MRF
0
0
0


Similar Part No. - X40431S14I-A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X40431S14I-A INTERSIL-X40431S14I-A Datasheet
381Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40431S14I-A INTERSIL-X40431S14I-A Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
More results

Similar Description - X40431S14I-A

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
X40430 RENESAS-X40430 Datasheet
1,014Kb / 26P
   4Kbit EEPROM Triple Voltage Monitor with Integrated CPU Supervisor
May 24, 2006
X40410 RENESAS-X40410 Datasheet
914Kb / 24P
   4kbit EEPROM Dual Voltage Monitor with Integrated CPU Supervisor
March 28, 2005
logo
Intersil Corporation
X4043 INTERSIL-X4043_06 Datasheet
371Kb / 24P
   CPU Supervisor with 4kbit EEPROM
X4043 INTERSIL-X4043 Datasheet
373Kb / 24P
   CPU Supervisor with 4kbit EEPROM
X40430 INTERSIL-X40430_06 Datasheet
405Kb / 26P
   Triple Voltage Monitor with Integrated CPU Supervisor
X4043-45 INTERSIL-X4043-45 Datasheet
420Kb / 24P
   CPU Supervisor with 4kbit EEPROM
December 9, 2015
logo
Renesas Technology Corp
X40030 RENESAS-X40030 Datasheet
917Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
logo
Intersil Corporation
X40430 INTERSIL-X40430 Datasheet
381Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40030 INTERSIL-X40030_13 Datasheet
344Kb / 23P
   Triple Voltage Monitor with Integrated CPU Supervisor
X40030 INTERSIL-X40030_06 Datasheet
354Kb / 24P
   Triple Voltage Monitor with Integrated CPU Supervisor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com