2 Signal descriptions

M36P0R9060E0

10/23

2.5

Wait (WAIT)

WAIT is an output pin common to the Flash memory and PSRAM components. However the

WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KB096AM datasheet for the PSRAM

and to the M58PRxxxJ datasheet for the Flash memory.

2.6

The Chip Enable input activates the control logic, input buffers, decoders and sense

outputs are high impedance and the power consumption is reduced to the standby level.

component can be enabled at a time.

2.7

The Output Enable input controls the data outputs during Flash memory Bus Read

operations.

2.8

The Write Enable input controls the Bus Write operation of the Flash memory Command

Interface. The data and address inputs are latched on the rising edge of Chip Enable or

Write Enable whichever occurs first.

2.9

Write Protect is an input that gives an additional hardware protection for each block. When

and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the

M58PRxxxJ datasheet).

2.10

memory is in Reset mode: the outputs are high impedance and the current consumption is

device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch

Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied