Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

P89C51RC2BA Datasheet(PDF) 10 Page - NXP Semiconductors

Part # P89C51RC2BA
Description  80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89C51RC2BA Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button P89C51RC2BA Datasheet HTML 6Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 7Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 8Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 9Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 10Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 11Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 12Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 13Page - NXP Semiconductors P89C51RC2BA Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 52 page
background image
Philips Semiconductors
Preliminary specification
89C51RB2/89C51RC2/
89C51RD2
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
1999 Sep 23
10
LOW POWER MODES
Stop Clock Mode
The static design enables the clock speed to be reduced down to
0 MHz (stopped). When the oscillator is stopped, the RAM and
Special Function Registers retain their values. This mode allows
step-by-step utilization and permits reduced system power
consumption by lowering the clock frequency down to any value. For
lowest power consumption the Power Down mode is suggested.
Idle Mode
In the idle mode (see Table 2), the CPU puts itself to sleep while all
of the on-chip peripherals stay active. The instruction to invoke the
idle mode is the last instruction executed in the normal operating
mode before the idle mode is activated. The CPU contents, the
on-chip RAM, and all of the special function registers remain intact
during this mode. The idle mode can be terminated either by any
enabled interrupt (at which time the process is picked up at the
interrupt service routine and continued), or by a hardware reset
which starts the processor in the same manner as a power-on reset.
Power-Down Mode
To save even more power, a Power Down mode (see Table 2) can
be invoked by software. In this mode, the oscillator is stopped and
the instruction that invoked Power Down is the last instruction
executed. The on-chip RAM and Special Function Registers retain
their values down to 2.0 V and care must be taken to return VCC to
the minimum specified operating voltages before the Power Down
Mode is terminated.
Either a hardware reset or external interrupt can be used to exit from
Power Down. Reset redefines all the SFRs but does not change the
on-chip RAM. An external interrupt allows both the SFRs and the
on-chip RAM to retain their values.
To properly terminate Power Down, the reset or external interrupt
should not be executed before VCC is restored to its normal
operating level and must be held active long enough for the
oscillator to restart and stabilize (normally less than 10 ms).
With an external interrupt, INT0 and INT1 must be enabled and
configured as level-sensitive. Holding the pin low restarts the oscillator
but bringing the pin back high completes the exit. Once the interrupt
is serviced, the next instruction to be executed after RETI will be the
one following the instruction that put the device into Power Down.
POWER OFF FLAG
The Power Off Flag (POF) is set by on-chip circuitry when the VCC
level on the 89C51RB2/RC2/RD2 rises from 0 to 5 V. The POF bit
can be set or cleared by software allowing a user to determine if the
reset is the result of a power-on or a warm start after powerdown.
The VCC level must remain above 3 V for the POF to remain
unaffected by the VCC level.
Design Consideration
When the idle mode is terminated by a hardware reset, the device
normally resumes program execution, from where it left off, up to
two machine cycles before the internal reset algorithm takes
control. On-chip hardware inhibits access to internal RAM in this
event, but access to the port pins is not inhibited. To eliminate the
possibility of an unexpected write when Idle is terminated by reset,
the instruction following the one that invokes Idle should not be
one that writes to a port pin or to external memory.
ONCE
™ Mode
The ONCE (“On-Circuit Emulation”) Mode facilitates testing and
debugging of systems without the device having to be removed from
the circuit. The ONCE Mode is invoked by:
1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.
While the device is in ONCE Mode, the Port 0 pins go into a float
state, and the other port pins and ALE and PSEN are weakly pulled
high. The oscillator circuit remains active. While the device is in this
mode, an emulator or test CPU can be used to drive the circuit.
Normal operation is restored when a normal reset is applied.
Programmable Clock-Out
A 50% duty cycle clock can be programmed to come out on P1.0.
This pin, besides being a regular I/O pin, has two alternate
functions. It can be programmed:
1. to input the external clock for Timer/Counter 2, or
2. to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at
a 16 MHz operating frequency (61 Hz to 4 MHz in 12 clock mode).
To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in
T2CON) must be cleared and bit T20E in T2MOD must be set. Bit
TR2 (T2CON.2) also must be set to start the timer.
The Clock-Out frequency depends on the oscillator frequency and
the reload value of Timer 2 capture registers (RCAP2H, RCAP2L)
as shown in this equation:
Oscillator Frequency
n
(65536
* RCAP2H, RCAP2L)
n =
2 in 6 clock mode
4 in 12 clock mode
Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L
taken as a 16-bit unsigned integer.
In the Clock-Out mode Timer 2 roll-overs will not generate an
interrupt. This is similar to when it is used as a baud-rate generator.
It is possible to use Timer 2 as a baud-rate generator and a clock
generator simultaneously. Note, however, that the baud-rate and the
Clock-Out frequency will be the same.
Table 2.
External Pin Status During Idle and Power-Down Mode
MODE
PROGRAM MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
Idle
Internal
1
1
Data
Data
Data
Data
Idle
External
1
1
Float
Data
Address
Data
Power-down
Internal
0
0
Data
Data
Data
Data
Power-down
External
0
0
Float
Data
Data
Data


Similar Part No. - P89C51RC2BA

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89C51RC2BA/01 PHILIPS-P89C51RC2BA/01 Datasheet
404Kb / 68P
   80C51 8-bit Flash microcontroller family
2002 Jul 18
More results

Similar Description - P89C51RC2BA

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P89C668 PHILIPS-P89C668 Datasheet
299Kb / 54P
   80C51 8-bit Flash microcontroller family 64KB ISP FLASH with 8KB RAM
2001 Jul 27
logo
List of Unclassifed Man...
VRS1000 ETC1-VRS1000 Datasheet
741Kb / 47P
   64kB Embedded ISP/IAP FLASH 1kB RAM, 40 MHz, 8-Bit MCU
logo
SyncMOS Technologies,In...
SM5964 SYNCMOS-SM5964_06 Datasheet
886Kb / 26P
   8-Bits Micro-controller 64KB ISP flash & 1KB RAM embedded
SM5964A SYNCMOS-SM5964A Datasheet
885Kb / 30P
   8-Bit Micro-controller With 64KB ISP Flash & TWSI & PWM & 1KB RAM embedded
logo
NXP Semiconductors
P89C51RB2HXX PHILIPS-P89C51RB2HXX Datasheet
314Kb / 56P
   80C51 8-bit Flash microcontroller family
2002 May 24
P89C51RD2 PHILIPS-P89C51RD2 Datasheet
404Kb / 68P
   80C51 8-bit Flash microcontroller family
2002 Jul 18
P89C60X2 PHILIPS-P89C60X2 Datasheet
342Kb / 56P
   80C51 8-bit Flash microcontroller family
2003 Sep 11
P89C660 PHILIPS-P89C660 Datasheet
491Kb / 89P
   80C51 8-bit Flash microcontroller family
2002 Oct 28
P89C51X2 PHILIPS-P89C51X2 Datasheet
319Kb / 48P
   80C51 8-bit Flash microcontroller family
2002 Jun 05
logo
SyncMOS Technologies,In...
SM8958A SYNCMOS-SM8958A Datasheet
509Kb / 25P
   8 - Bit Micro-controller with 32KB flash & 1KB RAM embedded
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com