Electronic Components Datasheet Search |
|
ADSP-21363SKBCZENG Datasheet(PDF) 11 Page - Analog Devices |
|
ADSP-21363SKBCZENG Datasheet(HTML) 11 Page - Analog Devices |
11 / 44 page ADSP-21363 Preliminary Technical Data Rev. PrA | Page 11 of 44 | September 2004 DAI_P20–1 I/O/T (pu) Three-state with programmable pullup Digital Audio Interface Pins. These pins provide the physical interface to the SRU. The SRU configuration registers define the combination of on-chip peripheral inputs or outputs connected to the pin and to the pin’s output enable. The configuration registers of these peripherals then determines the exact behavior of the pin. Any input or output signal present in the SRU may be routed to any of these pins. The SRU provides the connection from the Serial ports, Input data port, precision clock gener- ators and timers, and SPI to the DAI_P20–1 pins These pins have internal 22.5 k Ω pullup resistors which are enabled on reset. These pullups can be disabled in the DAI_PIN_PULLUP register. SPICLK I/O (pu) Three-state with pullup enabled Serial Peripheral Interface Clock Signal. Driven by the master, this signal controls the rate at which data is transferred. The master may transmit data at a variety of baud rates. SPICLK cycles once for each bit transmitted. SPICLK is a gated clock that is active during data transfers, only for the length of the transferred word. Slave devices ignore the serial clock if the slave select input is driven inactive (HIGH). SPICLK is used to shift out and shift in the data driven on the MISO and MOSI lines. The data is always shifted out on one clock edge and sampled on the opposite edge of the clock. Clock polarity and clock phase relative to data are programmable into the SPICTL control register and define the transfer format. SPICLK has a 22.5 k Ω internal pullup resistor. SPIDS I Input only Serial Peripheral Interface Slave Device Select. An active low signal used to select the processor as an SPI slave device. This input signal behaves like a chip select, and is provided by the master device for the slave devices. In multimaster mode the DSPs SPIDS signal can be driven by a slave device to signal to the processor (as SPI master) that an error has occurred, as some other device is also trying to be the master device. If asserted low when the device is in master mode, it is considered a multimaster error. For a single-master, multiple-slave configuration where flag pins are used, this pin must be tied or pulled high to VDDEXT on the master device. For ADSP-21363 to ADSP-21363 SPI interaction, any of the master ADSP-21363's flag pins can be used to drive the SPIDS signal on the ADSP-21363 SPI slave device. MOSI I/O (O/D) (pu) Three-state with pullup enabled SPI Master Out Slave In. If the ADSP-21363 is configured as a master, the MOSI pin becomes a data transmit (output) pin, transmitting output data. If the ADSP-21363 is configured as a slave, the MOSI pin becomes a data receive (input) pin, receiving input data. In an ADSP-21363 SPI interconnection, the data is shifted out from the MOSI output pin of the master and shifted into the MOSI input(s) of the slave(s). MOSI has a 22.5 k Ω internal pullup resistor. MISO I/O (O/D) (pu) Three-state with pullup enabled SPI Master In Slave Out. If the ADSP-21363 is configured as a master, the MISO pin becomes a data receive (input) pin, receiving input data. If the ADSP-21363 is configured as a slave, the MISO pin becomes a data transmit (output) pin, transmitting output data. In an ADSP-21363 SPI interconnection, the data is shifted out from the MISO output pin of the slave and shifted into the MISO input pin of the master. MISO has a 22.5 k Ω internal pullup resistor. MISO can be configured as O/D by setting the OPD bit in the SPICTL register. Note: Only one slave is allowed to transmit data at any given time. To enable broadcast transmission to multiple SPI-slaves, the processor's MISO pin may be disabled by setting (=1) bit 5 (DMISO) of the SPICTL register. BOOTCFG1–0 I Input only Boot Configuration Select. This pin is used to select the boot mode for the processor. The BOOTCFG pins must be valid before reset is asserted. See Table 5 for a description of the boot modes. Table 3. Pin Descriptions (Continued) Pin Type State During & After Reset Function |
Similar Part No. - ADSP-21363SKBCZENG |
|
Similar Description - ADSP-21363SKBCZENG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |