Electronic Components Datasheet Search |
|
AM49DL32XBGB70IT Datasheet(PDF) 9 Page - SPANSION |
|
AM49DL32XBGB70IT Datasheet(HTML) 9 Page - SPANSION |
9 / 64 page 8 Am49DL32xBG July 19, 2002 P R E L I M I NARY PIN DESCRIPTION A20–A0 = 21 Address Inputs (Common) A-1 = 2 Address Inputs (Flash) DQ15–DQ0 = 16 Data Inputs/Outputs (Common) CE#f = Chip Enable (Flash) CE1#s = Chip Enable 1 (pSRAM) CE2s = Chip Enable 2 (pSRAM) OE# = Output Enable (Common) WE# = Write Enable (Common) RY/BY# = Ready/Busy Output UB#s = Upper Byte Control (pSRAM) LB#s = Lower Byte Control (pSRAM) CIOf = I/O Configuration (Flash) CIOf = V IH = Word mode (x16), CIOf = V IL = Byte mode (x8) RESET# = Hardware Reset Pin, Active Low WP#/ACC = Hardware Write Protect/ Acceleration Pin (Flash) V CCf = Flash 3.0 volt-only single power sup- ply (see Product Selector Guide for speed options and voltage supply tolerances) V CCs = pSRAM Power Supply V SS = Device Ground (Common) NC = Pin Not Connected Internally LOGIC SYMBOL 21 16 or 8 DQ15–DQ0 A20–A0 CE#f OE# WE# RESET# UB#s RY/BY# WP#/ACC SA A-1 LB#s CIOf CE1#s CE2s |
Similar Part No. - AM49DL32XBGB70IT |
|
Similar Description - AM49DL32XBGB70IT |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |