Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET


NB6L11M Datasheet(HTML) 1 Page - ON Semiconductor

Part No. NB6L11M
Description  2.5V / 3.3V 1:2 Differential CML Fanout Buffer
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

NB6L11M Datasheet(HTML) 1 Page - ON Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 page
background image
© Semiconductor Components Industries, LLC, 2006
December, 2006 − Rev. 0
1
Publication Order Number:
NB6L11M/D
NB6L11M
2.5V / 3.3V 1:2 Differential
CML Fanout Buffer
Multi−Level Inputs w/ Internal Termination
Description
The NB6L11M is a differential 1:2 CML fanout buffer. The
differential inputs incorporate internal 50
W termination resistors that
are accessed through the VT pins and will accept LVPECL, LVCMOS,
LVTTL, CML, or LVDS logic levels.
The VREFAC pin is an internally generated voltage supply available
to this device only. VREFAC is used as a reference voltage for
single−ended PECL or NECL inputs. For all single−ended input
conditions, the unused complementary differential input is connected
to VREFAC as a switching reference voltage. VREFAC may also rebias
capacitor−coupled inputs. When used, decouple VREFAC with a
0.01
mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, VREFAC output should be left open.
The device is housed in a small 3x3 mm 16 pin QFN package.
The NB6L11M is a member of the ECLinPS MAX
t family of
high performance clock products.
Features
Maximum Input Clock Frequency > 4 GHz, Typical
225 ps Typical Propagation Delay
70 ps Typical Rise and Fall Times
0.5 ps maximum RMS Clock Jitter
Differential CML Outputs, 380 mV peak−to−peak, typical
LVPECL Operating Range: VCC = 2.375 V to 3.63 V with VEE = 0 V
NECL Operating Range: VCC = 0 V with VEE = −2.375 V to −3.63 V
Internal Input Termination Resistors, 50 W
VREFAC Reference Output
Functionally Compatible with Existing 2.5 V / 3.3V LVEL, LVEP,
EP, and SG Devices
−40°C to +85°C Ambient Operating Temperature
These are Pb−Free Devices
MARKING
DIAGRAM*
http://onsemi.com
QFN−16
MN SUFFIX
CASE 485G
NB6L
11M
ALYWG
G
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
(Note: Microdot may be in either location)
16
1
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page NO TAG of this data sheet.
ORDERING INFORMATION
Figure 1. Simplified Logic Diagram
Q0
Q0
Q1
Q1
D
D
VTD
VTD
VREFAC


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn