Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-BF538BBCZ-5F8 Datasheet(PDF) 5 Page - Analog Devices

Part # ADSP-BF538BBCZ-5F8
Description  Blackfin Embedded Processor
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF538BBCZ-5F8 Datasheet(HTML) 5 Page - Analog Devices

  ADSP-BF538BBCZ-5F8 Datasheet HTML 1Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 2Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 3Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 4Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 5Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 6Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 7Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 8Page - Analog Devices ADSP-BF538BBCZ-5F8 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 56 page
background image
ADSP-BF538/ADSP-BF538F
Preliminary Technical Data
Rev. PrD
|
Page 5 of 56
|
May 2006
Blackfin processors support a modified Harvard architecture in
combination with a hierarchical memory structure. Level 1 (L1)
memories are those that typically operate at the full processor
speed with little or no latency. At the L1 level, the instruction
memory holds instructions only. The two data memories hold
data, and a dedicated scratchpad data memory stores stack and
local variable information.
In addition, multiple L1 memory blocks are provided, offering a
configurable mix of SRAM and cache. The Memory Manage-
ment Unit (MMU) provides memory protection for individual
tasks that may be operating on the core and can protect system
registers from unintended access.
The architecture provides three modes of operation: User mode,
Supervisor mode, and Emulation mode. User mode has
restricted access to certain system resources, thus providing a
protected software environment, while supervisor mode has
unrestricted access to the system and core resources.
The Blackfin processor instruction set has been optimized so
that 16-bit opcodes represent the most frequently used instruc-
tions, resulting in excellent compiled code density. Complex
DSP instructions are encoded into 32-bit opcodes, representing
fully featured multifunction instructions. Blackfin processors
support a limited multi-issue capability, where a 32-bit instruc-
tion can be issued in parallel with two 16-bit instructions,
allowing the programmer to use many of the core resources in a
single instruction cycle.
The Blackfin processor assembly language uses an algebraic syn-
tax for ease of coding and readability. The architecture has been
optimized for use in conjunction with the C/C++ compiler,
resulting in fast and efficient software implementations.
MEMORY ARCHITECTURE
The ADSP-BF538/ADSP-BF538F processors view memory as a
single unified 4 Gbyte address space, using 32-bit addresses. All
resources, including internal memory, external memory, and
I/O control registers, occupy separate sections of this common
address space. The memory portions of this address space are
arranged in a hierarchical structure to provide a good cost/per-
formance balance of some very fast, low latency on-chip
memory as cache or SRAM, and larger, lower cost and perfor-
mance off-chip memory systems. See Figure 3.
The L1 memory system is the primary highest performance
memory available to the Blackfin processor. The off-chip mem-
ory system, accessed through the External Bus Interface Unit
(EBIU), provides expansion with SDRAM, flash memory, and
SRAM, optionally accessing up to 132 Mbytes of physical
memory.
The memory DMA controllers provide high bandwidth data
movement capability. They can perform block transfers of code
or data between the internal memory and the external memory
spaces.
Internal (On-chip) Memory
The ADSP-BF538/ADSP-BF538F processors have three blocks
of on-chip memory providing high bandwidth access to the
core.
The first is the L1 instruction memory, consisting of 80 Kbytes
SRAM, of which 16 Kbytes can be configured as a four way set-
associative cache. This memory is accessed at full processor
speed.
The second on-chip memory block is the L1 data memory, con-
sisting of two banks of up to 32 Kbytes each. Each memory bank
is configurable, offering both two-way set-associative cache and
SRAM functionality. This memory block is accessed at full pro-
cessor speed.
The third memory block is a 4K byte scratchpad SRAM which
runs at the same speed as the L1 memories, but is only accessible
as data SRAM and cannot be configured as cache memory.
External (Off-Chip) Memory
External memory is accessed via the EBIU. This 16-bit interface
provides a glueless connection to a bank of synchronous DRAM
(SDRAM) as well as up to four banks of asynchronous memory
devices including flash, EPROM, ROM, SRAM, and memory
mapped I/O devices.
Figure 3. ADSP-BF538/ADSP-BF538F Internal/External Memory Map
SDRAM MEMORY (16M BYTE - 128M BYTE)
RESERVED
RESERVED
CORE MMR REGISTERS (2M BYTE)
RESERVED
SCRATCHPAD SRAM (4K BYTE)
INSTRUCTION SRAM (32K BYTE)
SYSTEM MMR REGISTERS (2M BYTE)
RESERVED
RESERVED
DATA BANK B SRAM / CACHE (16K BYTE)
DATA BANK A SRAM / CACHE (16K BYTE)
ASYNC MEMORY BANK 3 (1M BYTE) OR
ON-CHIP FLASH
ASYNC MEMORY BANK 2 (1M BYTE) OR
ON-CHIP FLASH
ASYNC MEMORY BANK 1 (1M BYTE) OR
ON-CHIP FLASH
ASYNC MEMORY BANK 0 (1M BYTE) OR
ON-CHIP FLASH
INSTRUCTION SRAM / CACHE (16K BYTE)
0xFFFF FFFF
0xFFE0 0000
0xFFB0 0000
0xFFA1 4000
0xFFA1 0000
0xFF90 8000
0xFF90 4000
0xFF80 8000
0xFF80 4000
0xEF00 0000
0x2040 0000
0x2030 0000
0x2020 0000
0x2010 0000
0x2000 0000
0x0800 0000
0x0000 0000
0xFFC0 0000
0xFFB0 1000
0xFFA0 8000
RESERVED
RESERVED


Similar Part No. - ADSP-BF538BBCZ-5F8

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-BF538BBCZ-5F8 AD-ADSP-BF538BBCZ-5F8 Datasheet
2Mb / 56P
   Blackfin짰 Embedded Processor
REV. 0
ADSP-BF538BBCZ-5F8 AD-ADSP-BF538BBCZ-5F8 Datasheet
2Mb / 56P
   Blackfin Embedded Processor
REV. A
More results

Similar Description - ADSP-BF538BBCZ-5F8

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADSP-BF533SBBC-500 AD-ADSP-BF533SBBC-500 Datasheet
2Mb / 64P
   Blackfin Embedded Processor
Rev. I
ADSP-BF531 AD-ADSP-BF531 Datasheet
671Kb / 56P
   Blackfin Embedded Processor
REV. 0
ADSP-BF538 AD-ADSP-BF538_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF538F AD-ADSP-BF538F_15 Datasheet
3Mb / 60P
   Blackfin Embedded Processor
Rev. E
ADSP-BF527 AD-ADSP-BF527_15 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
ADSP-BF544 AD-ADSP-BF544_15 Datasheet
3Mb / 102P
   Blackfin Embedded Processor
Rev. E
ADSP-BF539 AD-ADSP-BF539 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
Rev. PrF
ADSP-BF534 AD-ADSP-BF534_08 Datasheet
1Mb / 68P
   Blackfin Embedded Processor
Rev. E
ADSP-BF516BSWZ-4 AD-ADSP-BF516BSWZ-4 Datasheet
2Mb / 68P
   Blackfin Embedded Processor
REV. B
ADSP-BF522 AD-ADSP-BF522 Datasheet
2Mb / 88P
   Blackfin Embedded Processor
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com