LC4256V-75F256AC datasheet(16/74 Pages) LATTICE

Part #	LC4256V-75F256AC

Description	3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs

Download	74 Pages

Scroll/Zoom	100%

Manufacturer	LATTICE [Lattice Semiconductor]

Direct Link	http://www.latticesemi.com

Logo

16 / 74 page

Lattice Semiconductor

ispMACH 4000V/B/C/Z Family Data Sheet

16

I/O Recommended Operating Conditions

DC Electrical Characteristics

Over Recommended Operating Conditions

Standard

VCCO (V)

1

Min.

Max.

LVTTL

3.0

3.6

LVCMOS 3.3

3.0

3.6

Extended LVCMOS 3.3

2

2.7

3.6

LVCMOS 2.5

2.3

2.7

LVCMOS 1.8

1.65

1.95

PCI 3.3

3.0

3.6

1. Typical values for VCCO are the average of the min. and max. values.

2. ispMACH 4000Z only.

Symbol

Parameter

Condition

Min.

Typ.

Max.

Units

IIL, IIH

1

Input Leakage Current

0 < VIN ≤ 3.6V, Tj = 105°C

—

10

µA

0 < VIN ≤ 3.6V, Tj = 130°C

—

15

µA

IIH

2

Input High Leakage Current

3.6V < VIN ≤ 5.5V, Tj = 105°C

3.0V ≤ VCCO ≤ 3.6V

——

20

µA

3.6V < VIN ≤ 5.5V, Tj = 130°C

3.0V ≤ VCCO ≤ 3.6V

——

50

µA

IPU

I/O Weak Pull-up Resistor Current

0 ≤ VIN ≤ 0.7VCCO

-30

—

-150

µA

IPD

I/O Weak Pull-down Resistor Current VIL (MAX) ≤ VIN ≤ VIH (MIN)

30

—

150

µA

IBHLS

Bus Hold Low Sustaining Current

VIN = VIL (MAX)

30

—

µA

IBHHS

Bus Hold High Sustaining Current

VIN = 0.7 VCCO

-30

—

µA

IBHLO

Bus Hold Low Overdrive Current

0V ≤ VIN ≤ VBHT

——

150

µA

IBHHO

Bus Hold High Overdrive Current

VBHT ≤ VIN ≤ VCCO

——

-150

µA

VBHT

Bus Hold Trip Points

—

VCCO * 0.35

—

VCCO * 0.65

V

C1

I/O Capacitance

3

VCCO = 3.3V, 2.5V, 1.8V

—

8

—

pf

VCC = 1.8V, VIO = 0 to VIH (MAX)

—

C2

Clock Capacitance

3

VCCO = 3.3V, 2.5V, 1.8V

—

6

—

pf

VCC = 1.8V, VIO = 0 to VIH (MAX)

—

C3

Global Input Capacitance

3

VCCO = 3.3V, 2.5V, 1.8V

—

6

—

pf

VCC = 1.8V, VIO = 0 to VIH (MAX)

—

1. Input or I/O leakage current is measured with the pin conﬁgured as an input or as an I/O with the output driver tristated. It is not

measured with the output driver active. Bus maintenance circuits are disabled.

2. 5V tolerant inputs and I/O should only be placed in banks where 3.0V ≤ VCCO ≤ 3.6V.

3. TA = 25°C, f = 1.0MHz

Similar Part No. - LC4256V-75F256AC

Manufacturer	Part #	Datasheet	Description
Lattice Semiconductor	LC4256V-75F256AC1	451Kb / 99P	3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs

More results

Similar Description - LC4256V-75F256AC

Manufacturer	Part #	Datasheet	Description
Lattice Semiconductor	ISPMACH4000V	451Kb / 99P	3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
	LA-ISPMACH4000V	240Kb / 42P	3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
	LC4512Z	851Kb / 91P	3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
	2096VL	142Kb / 11P	2.5V In-System Programmable SuperFAST??High Density PLD
	2032VL	156Kb / 12P	2.5V In-System Programmable SuperFAST??High Density PLD
	2128VL	214Kb / 17P	2.5V In-System Programmable SuperFAST??High Density PLD
	2064VL	188Kb / 14P	2.5V In-System Programmable SuperFAST??High Density PLD
	2192VL	164Kb / 13P	2.5V In-System Programmable SuperFAST??High Density PLD
	2096VE	160Kb / 12P	3.3V In-System Programmable SuperFAST??High Density PLD
	2128VE	234Kb / 19P	3.3V In-System Programmable SuperFAST??High Density PLD

More results

LC4256V-75F256AC Datasheet(PDF) 16 Page - Lattice Semiconductor

LC4256V-75F256AC Datasheet(HTML) 16 Page - Lattice Semiconductor

Similar Part No. - LC4256V-75F256AC

Similar Description - LC4256V-75F256AC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL