Electronic Components Datasheet Search |
|
SN74GTL16616DLRG4 Datasheet(PDF) 6 Page - Texas Instruments |
|
SN74GTL16616DLRG4 Datasheet(HTML) 6 Page - Texas Instruments |
6 / 14 page www.ti.com Timing Requirements SN74GTL16616 17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS SCBS481H – JUNE 1994 – REVISED APRIL 2005 over recommended ranges of supply voltage and operating free-air temperature, V TT = 1.2 V and VREF = 0.8 V for GTL (unless otherwise noted) (see Figure 1) MIN MAX UNIT fclock Clock frequency 95 MHz LEAB or LEBA high 3.3 tw Pulse duration ns CLKAB or CLKBA high or low 5.5 A before CLKAB ↑ 1.3 B before CLKBA ↑ 2.5 A before LEAB ↓ 0 tsu Setup time ns B before LEBA ↓ 1.1 CEAB before CLKAB ↑ 2.2 CEBA before CLKBA ↑ 2.7 A after CLKAB ↑ 1.6 B after CLKBA ↑ 0.4 A after LEAB ↓ 4 th Hold time ns B after LEBA ↓ 3.5 CEAB after CLKAB ↑ 1.1 CEBA after CLKBA ↑ 0.9 6 |
Similar Part No. - SN74GTL16616DLRG4 |
|
Similar Description - SN74GTL16616DLRG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |