www.ti.com

FEATURES

DESCRIPTION

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

GND

GND

ENA

A1Y

A2Y

A3Y

A4Y

ENB

B1Y

B2Y

B3Y

B4Y

GND

GND

C1Y

C2Y

C3Y

C4Y

ENC

D1Y

D2Y

D3Y

D4Y

END

GND

GND

A1A

A1B

A2A

A2B

A3A

A3B

A4A

A4B

B1A

B1B

B2A

B2B

B3A

B3B

B4A

B4B

C1A

C1B

C2A

C2B

C3A

C3B

C4A

C4B

D1A

D1B

D2A

D2B

D3A

D3B

D4A

D4B

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

1A

1B

2A

2B

3A

3B

4A

4B

EN1,2

1Y

2Y

GND

3Y

4Y

EN3,4

’LVDS390, ’LVDT390

D OR PW PACKAGE

(TOP VIEW)

’LVDS386, ’LVDT386

DGG PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

38

37

36

35

34

33

32

31

30

29

28

27

26

25

24

23

22

21

20

GND

ENA

A1Y

A2Y

ENB

B1Y

B2Y

DGND

DGND

C1Y

C2Y

ENC

D1Y

D2Y

END

GND

A1A

A1B

A2A

A2B

AGND

B1A

B1B

B2A

B2B

AGND

C1A

C1B

C2A

C2B

AGND

D1A

D1B

D2A

D2B

’LVDS388A, ’LVDT388A

DBT PACKAGE

(TOP VIEW)

and GND description.

SN65LVDS386/388A/390, SN65LVDT386/388A/390

SN75LVDS386/388A/390, SN75LVDT386/388A/390

SLLS394G – SEPTEMBER 1999 – REVISED NOVEMBER 2004

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

•

Four- ('390), Eight- ('388A), or Sixteen- ('386)

Line Receivers Meet or Exceed the

Requirements of ANSI TIA/EIA-644 Standard

•

Integrated 110-

Ω Line Termination Resistors

on LVDT Products

•

630 Mbps

•

SN65 Version's Bus-Terminal ESD Exceeds

15 kV

•

Operates From a Single 3.3-V Supply

•

Typical Propagation Delay Time of 2.6 ns

•

Output Skew 100 ps (Typ) Part-To-Part Skew

Is Less Than 1 ns

•

LVTTL Levels Are 5-V Tolerant

•

Open-Circuit Fail Safe

•

Flow-Through Pinout

•

Packaged in Thin Shrink Small-Outline

Package With 20-mil Terminal Pitch

This family of four-, eight-, or sixteen-, differential line

receivers (with optional integrated termination) im-

plements the electrical characteristics of low-voltage

differential signaling (LVDS). This signaling technique

lowers the output voltage levels of 5-V differential

standard levels (such as EIA/TIA-422B) to reduce the

power, increase the switching speeds, and allow

operation with a 3-V supply rail. Any of the eight or

sixteen differential receivers provides a valid logical

output state with a

±100-mV differential input voltage

within the input common-mode voltage range. The

input common-mode voltage range allows 1 V of

ground

potential

difference

between

two

LVDS

nodes. Additionally, the high-speed switching of

LVDS signals almost always requires the use of a line

impedance matching resistor at the receiving end of

the cable or transmission media. The LVDT products

eliminate this external resistor by integrating it with

the receiver.

(1)

Signaling Rate, 1/t, where t is the minimum unit interval and is

expressed in the units bits/s (bits per second)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Copyright © 1999–2004, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.