Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

MV1820 Datasheet(PDF) 6 Page - Zarlink Semiconductor Inc

Part No. MV1820
Description  Video Programme Delivery Control Interface Circuit
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MV1820 Datasheet(HTML) 6 Page - Zarlink Semiconductor Inc

  MV1820 Datasheet HTML 1Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 2Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 3Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 4Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 5Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 6Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 7Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 8Page - Zarlink Semiconductor Inc MV1820 Datasheet HTML 9Page - Zarlink Semiconductor Inc  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
The MV1820 is a high speed CMOS receiver for
Programme Delivery Control (PDC) messages broadcast in
World System Teletext (WST) Format Two Broadcast
Service Data Packets (BSDP). The PDC message can be
read on an I
2C bus with data format similar to standard Video
Programming Service (VPS) decoders. Additional data is
appended to include new PDC features.
It is intended for use in Video Cassette Recorders to
provide automatic recording of suitably labelled Television
programmes requested by the user.
FEATURES
I On chip data slicing
I Low external component count
I I2C bus for low cost interfacing
I Advanced CMOS technology gives low power
dissipation and high reliability
ABSOLUTE MAXIMUM RATINGS
Supply voltage
0.3V to 7V
All inputs
-0.3 to VDD +0.3V
Operating temperature
0 to +70
°C
Storage temperature
-55 to 125
°C
ORDERING INFORMATION
MV1820F/CG/DPAS
MV1820F/CG/MPES
PIN
1
2
3
4
5
6
7
8
PIN
16
15
14
13
12
11
10
9
DESCRIPTION
XTI
XTO
DAV
SDA
VDD
SCL
SYNC I/O
DATA I/O
DESCRIPTION
RESET
EXT/INT
BLC
WLC
VIDEO
GND
TCR
AS
7
10
6
11
5
12
4
13
3
14
2
15
1
16
8
76
54321
8
9
10 11 12 13 14 15 16
9
DP16
MP16
Fig.1 Pin connections - top view
Fig.2 MV1820 block diagram
Supersedes version in October 1995 Media IC Handbook, HB3120 - 3.0
DS3106 - 3.0 May 1996
MV1820
Video Programme Delivery Control Interface Circuit


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn