Electronic Components Datasheet Search |
|
SP6133ER1 Datasheet(PDF) 7 Page - Sipex Corporation |
|
SP6133ER1 Datasheet(HTML) 7 Page - Sipex Corporation |
7 / 20 page 7 Oct 24-06 Rev L SP633 Synchronous Buck Controller © 2006 Sipex Corporation THEORY OF OPERATION compensationschemeswithadequategain andphasemarginsatcrossoverfrequencies greater than 200 kHz. The common mode output of the error ampli- fier(COMP)is0.9Vto2.2V.Therefore,the PWM voltage ramp has been set between .0V and 2.0V to ensure proper 0% to 00% duty cycle capability. The voltage loop also includes two other very important features. One is a non-synchronous start up mode. Basically,theGLdrivercannotturnonunless the GH driver has attempted to turn on or the SS pin has exceeded .7V. This feature preventsthecontrollerfrom“draggingdown” the output voltage during startup or in fault modes. The second feature is a 00% duty cycle timeout that ensures synchronized refreshing of the BST capacitor at very high duty ratios. In the event that the GH driver is on for 20 continuous clock cycles, a reset is giventothePWMflipflophalfwaythrough the 20th cycle. This forces GL to rise for the remainder of the cycle, in turn refreshing the BST capacitor. Gate Drivers The SP633 contains a pair of powerful 2Ω Pull-up and .5Ω Pull-down drivers. These state-of-the-art drivers are designed to drive an external NFET capable of handling up to 30A. Rise, fall, and non-overlap times have all been minimized to achieve maximum efficiency.All drive pins GH, GL, & SWN are monitored continuously to ensure that only one external NFET is ever on at any given time. Thermal & Short-Circuit Protection Because the SP633 is designed to drive large NFETs running at high current, there is a chance that either the controller or power converter will become too hot. Therefore, an internalthermalshutdown(145°C)hasbeen included to prevent the IC from malfunction- ing at extreme temperatures. Over-Current Protection Over-current is detected by monitoring a differential voltage across the output induc- torasshowninfigure1.Inputstoanover- current detection comparator, set to trigger at 60 mV nominal, are connected to the in- ductor as shown. Since the average voltage sensed by the comparator is equal to the product of in- ductor current and inductor DC resistance (DCR) then Imax = 60mV / DCR. Solving thisequationforthespecificinductorincir- cuit , Imax = 4.6A. When Imax is reached, a 220 ms time-out is initiated, during which top and bottom drivers are turned off. Fol- lowing the time-out, a restart is attempted. If the fault condition persists, then the time- out is repeated (referred to as hiccup). Figure 1: Over-current detection circuit ISN SP613X SWN ISP Vout L = 2.7uH, DCR = 4.mOhm RS 5.K RS2 5.K CS 0.uF CSP 6.8nF |
Similar Part No. - SP6133ER1 |
|
Similar Description - SP6133ER1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |