NBSG16M_06 datasheet(5/11 Pages) ONSEMI

Part #	NBSG16M

Description	2.5 V/3.3 VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer

Download	11 Pages

Scroll/Zoom	100%

Manufacturer	ONSEMI [ON Semiconductor]

Direct Link	http://www.onsemi.com

Logo

5 / 11 page

NBSG16M

http://onsemi.com

5

Table 5. DC CHARACTERISTICS, POSITIVE CML OUTPUT VCC = 2.5 V; VEE = 0 V (Note 6)

Symbol

Characteristic

−40°C

25°C

85°C

Unit

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

ICC

Positive Power Supply Current

37

43

51

37

43

51

37

43

51

mA

VOH

Output HIGH Voltage (Note 7)

VCC −

40

VCC −

10

VCC

VCC −

40

VCC −

10

VCC

VCC −

40

VCC −

10

VCC

mV

VOL

Output LOW Voltage (Note 6)

VCC −

400

VCC−

330

VCC −

400

VCC−

330

VCC −

400

VCC−

330

mV

VIH

Input HIGH Voltage

(Single−Ended) (Note 8)

VEE +

1.275

VCC −

1.0*

VCC

VEE +

1.275

VCC −

1.0*

VCC

VEE+

1..275

VCC −

1.0*

VCC

V

VIL

Input LOW Voltage

(Single−Ended) (Note 8)

VEE

VCC −

1.4*

VIH−

0.150

VEE

VCC −

1.4*

VIH−

0.150

VEE

VCC −

1.4*

VIH−

0.150

V

VBB

ECL Reference Voltage Output

1075

1170

1265

1075

1170

1265

1075

1170

1265

mV

VIHCMR

Input HIGH Voltage Common Mode

Range (Note 8)

(Differential Configuration)

1.2

2.5

1.2

2.5

1.2

2.5

V

RTIN

Internal Input Termination Resistor

45

50

55

45

50

55

45

50

55

W

RTOUT

Internal Output Termination

Resistor

45

50

55

45

50

55

45

50

55

W

IIH

Input HIGH Current (@ VIH)

60

100

60

100

60

100

mA

IIL

Input LOW Current (@ VIL)

25

50

25

50

25

50

mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared

operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification

limit values are applied individually under normal operating conditions and not valid simultaneously.

6. Input and output parameters vary 1:1 with VCC. VEE can vary +0.125 V to −0.965 V.

7. All loading with 50 W to VCC.

8. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differen-

tial input signal.

*Typicals used for testing purposes.

Similar Part No. - NBSG16M_06

Manufacturer	Part #	Datasheet	Description
ON Semiconductor	NBSG16MMN	81Kb / 12P	2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer April, 2004 ??Rev. 3
	NBSG16MMNG	143Kb / 12P	Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer June, 2014 ??Rev. 9
	NBSG16MMNR2	81Kb / 12P	2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer April, 2004 ??Rev. 3
	NBSG16MMNR2G	143Kb / 12P	Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer June, 2014 ??Rev. 9
	NBSG16MN	104Kb / 10P	2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutputs May, 2003 - Rev. 12

More results

Similar Description - NBSG16M_06

Manufacturer	Part #	Datasheet	Description
ON Semiconductor	NB4N11M	223Kb / 11P	3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator November, 2005 ??Rev. 1
	NBSG16M	143Kb / 12P	Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer June, 2014 ??Rev. 9
	NBSG16M	81Kb / 12P	2.5V/3.3V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer April, 2004 ??Rev. 3
	NB4L16MMNEVB	772Kb / 12P	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/ Translator with Internal Termination August, 2016 ??Rev. 4
	NB4N316M	206Kb / 12P	3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis November, 2006 ??Rev. 3
	NB4N316M	159Kb / 12P	Receiver to CML Driver/Translator with Input Hysteresis July, 2016 ??Rev. 6
	NB7L216MNEVB	414Kb / 11P	2.5 V / 3.3 V, 12Gb/s Multi Level Clock/Data Input to RSECL, High Gain Receiver/Buffer/Translator with Internal Termination August, 2016 ??Rev. 6
	NB6L11	212Kb / 12P	2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator November, 2006 ??Rev. 6
	NB7V58M	164Kb / 8P	1.8 V / 2.5 V / 3.3 V Differential 2:1 Clock / Data Multiplexer / Translator with CML Outputs August, 2009 ??Rev. 0
	NB4L16M	919Kb / 12P	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver / Receiver / Buffer / Translator with Internal Termination February, 2006 ??Rev. 1

More results

NBSG16M Datasheet(PDF) 5 Page - ON Semiconductor

NBSG16M Datasheet(HTML) 5 Page - ON Semiconductor

Similar Part No. - NBSG16M_06

Similar Description - NBSG16M_06

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Datasheet Download

Link URL