Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RTL8201CL-VD Datasheet(PDF) 21 Page - Realtek Semiconductor Corp.

Part # RTL8201CL-VD
Description  SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  REALTEK [Realtek Semiconductor Corp.]
Direct Link  https://www.realtek.com/en/
Logo REALTEK - Realtek Semiconductor Corp.

RTL8201CL-VD Datasheet(HTML) 21 Page - Realtek Semiconductor Corp.

Back Button RTL8201CL-VD Datasheet HTML 17Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 18Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 19Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 20Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 21Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 22Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 23Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 24Page - Realtek Semiconductor Corp. RTL8201CL-VD Datasheet HTML 25Page - Realtek Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 39 page
background image
RTL8201CL
Datasheet
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
15
Track ID: JATR-1076-21 Rev. 1.24
The RXDV signal will be asserted when decoded 5B are /J/K/ and will be de-asserted if the 5B are /T/R/
or IDLE in 100Mbps mode. In 10Mbps mode, the RXDV signal is the same as the CRS signal.
The RXER (Receive Error) signal will be asserted if any 5B decode errors occur such as invalid J/K,
invalid T/R, or invalid symbol. This pin will go high for one or more clock periods to indicate to the
reconciliation sublayer that an error was detected somewhere in the frame.
Note: The RTL8201CL does not use a TXER signal. This does not affect the transmit function.
7.1.2.
Serial Management
The MAC layer device can use the MDC/MDIO management interface to control a maximum of 31
RTL8201CL devices, configured with different PHY addresses (00001b to 11111b). During a hardware
reset, the logic levels of pins 9, 10, 12, 13, 15 are latched into the RTL8201CL to be set as the PHY
address for management communication via the serial interface. Setting the PHY address to 00000b will
put the RTL8201CL into power down mode. The read and write frame structure for the management
interface is illustrated in Figure 3 and Figure 4.
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A4
A3
A2
A1 A0
R4
R3
R2
R1
R0
0
1
1
0
0
32 1s
OP
ST
Preamble
PHYAD[4:0]
TA
DATA
REGAD[4:0]
Idle
MDC
MDIO
MDIO is sourced by MAC. Clock data into PHY on rising edge of MDC
Z
MDIO is sourced by PHY. Clock data from PHY on rising edge of MDC
Figure 3. Read Cycle
D15 D14 D13 D12 D11 D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A4
A3
A2
A1
A0
R4
R3
R2
R1
R0
1
0
1
0
1
0
32 1s
OP
ST
Preamble
PHYAD[4:0]
TA
DATA
REGAD[4:0]
Idle
MDC
MDIO
MDIO is sourced by MAC. Clock data into PHY on rising edge of MDC
Figure 4. Write Cycle
Table 21. Serial Management
Name
Description
Preamble
32 contiguous logical ‘1’s sent by the MAC on MDIO along with 32 corresponding cycles on MDC. This
provides synchronization for the PHY.
ST
Start of Frame. Indicated by a 01 pattern.
OP
Operation Code.
Read: 10
Write: 01
PHYAD
PHY Address. Up to 31 PHYs can be connected to one MAC. This 5-bit field selects which PHY the
frame is directed to.
REGAD
Register Address. This is a 5-bit field that sets which of the 32 registers of the PHY this operation refers to.
TA
Turnaround. This is a 2-bit time-spacing between the register address and the data field of a frame to
avoid contention during a read transaction. For a read transaction, both the STA and the PHY shall remain
in a high-impedance state for the first bit time of the turnaround. The PHY shall drive a zero bit during
the second bit time of the turnaround of a read transaction.
DATA
Data. These are the 16 bits of data.
IDLE
Idle Condition. Not truly part of the management frame. This is a high impedance state. Electrically, the
PHY’s pull-up resistor will pull the MDIO line to a logical ‘1’.
www.DataSheet4U.net


Similar Part No. - RTL8201CL-VD

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
RTL8201CP ETC1-RTL8201CP Datasheet
543Kb / 38P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
logo
Realtek Semiconductor C...
RTL8201CP REALTEK-RTL8201CP Datasheet
438Kb / 37P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER
logo
List of Unclassifed Man...
RTL8201CP-LF ETC1-RTL8201CP-LF Datasheet
543Kb / 38P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD ETC1-RTL8201CP-VD Datasheet
543Kb / 38P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
RTL8201CP-VD-LF ETC1-RTL8201CP-VD-LF Datasheet
543Kb / 38P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
More results

Similar Description - RTL8201CL-VD

ManufacturerPart #DatasheetDescription
logo
Realtek Semiconductor C...
RTL8201CP REALTEK-RTL8201CP Datasheet
438Kb / 37P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER
RTL8201F-VB-CG REALTEK-RTL8201F-VB-CG Datasheet
908Kb / 66P
   SINGLE-CHIP/PORT 10/100M ETHERNET PHYCEIVER
logo
List of Unclassifed Man...
RTL8201BL ETC-RTL8201BL Datasheet
335Kb / 29P
   REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL
RTL8201CP ETC1-RTL8201CP Datasheet
543Kb / 38P
   SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover)
logo
Realtek Semiconductor C...
RTL8201DL-GR REALTEK-RTL8201DL-GR_07 Datasheet
616Kb / 41P
   SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX
RTL8201N-GR REALTEK-RTL8201N-GR Datasheet
620Kb / 40P
   SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX
RTL8201N-GR_07 REALTEK-RTL8201N-GR_07_09 Datasheet
699Kb / 46P
   SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX
RTL8201DL-GR REALTEK-RTL8201DL-GR Datasheet
580Kb / 42P
   SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX
RTL8201N-GR REALTEK-RTL8201N-GR_07 Datasheet
616Kb / 39P
   SINGLE-CHIP/PORT 10/100 FAST ETHERNET PHYCEIVER WITH AUTO MDIX
logo
Infineon Technologies A...
ADM7001 INFINEON-ADM7001 Datasheet
5Mb / 90P
   Single Ethernet 10/100M PHY
Data Sheet, Rev. 1.07, Nov. 2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com