www.fairchildsemi.com

4

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

Note 8: Guaranteed by Design.

AC Electrical Characteristics

Note 9: Guaranteed by Design.

Note 10: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and

the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 11: Off Isolation

Symbol

Parameter

Units

Conditions

Figure

(V)

Min

Typ

Max

Min

Max

Number

Propagation Delay

1.65

 1.95

ns

Figures

2, 3

Bus to Bus

2.3

 2.7

1.2

1.2

(Note 10)

3.0

 3.6

0.8

0.8

4.5

 5.5

0.3

0.3

Output Enable Time

1.65

 1.95

7.0

23.0

7.0

24.0

ns

Figures

2, 3

Turn on Time

2.3

 2.7

3.5

13.0

3.5

14.0

2.5

6.9

2.5

7.6

4.5

 5.5

1.7

5.2

1.7

5.7

Output Disable Time

1.65

 1.95

3.0

12.5

3.0

13.0

ns

Figures

2, 3

Turn Off Time

2.3

 2.7

2.0

7.0

2.0

7.5

(A Port to B Port)

3.0

 3.6

1.5

5.0

1.5

5.3

4.5

 5.5

0.8

3.5

0.8

3.8

Break Before Make Time

1.65

 1.95

0.5

0.5

ns

Figure 4

(Note 9)

2.3

 2.7

0.5

0.5

3.0

 3.6

0.5

0.5

4.5

 5.5

0.5

0.5

Q

Charge Injection (Note 9)

5.0

7.0

pC

Figure 5

3.3

3.0

OIRR

Off Isolation (Note 11)

1.65

 5.5

57.0

dB

Figure 6

f

10MHz

Xtalk

Crosstalk

1.65

 5.5

54.0

dB

Figure 7

f

10MHz

BW

3dB Bandwidth

1.65

 5.5

250

MHz

Figure

10

THD

Total Harmonic Distortion

50.011

%

(Note 9)

f

20 Hz to 20 KHz