Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EM6A9160TS-4 Datasheet(PDF) 4 Page - Etron Technology, Inc.

Part # EM6A9160TS-4
Description  8M x 16 DDR Synchronous DRAM (SDRAM)
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETRON [Etron Technology, Inc.]
Direct Link  http://www.etron.com
Logo ETRON - Etron Technology, Inc.

EM6A9160TS-4 Datasheet(HTML) 4 Page - Etron Technology, Inc.

  EM6A9160TS-4 Datasheet HTML 1Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 2Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 3Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 4Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 5Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 6Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 7Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 8Page - Etron Technology, Inc. EM6A9160TS-4 Datasheet HTML 9Page - Etron Technology, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 29 page
background image
EtronTech
8Mx16 DDR SDRAM
EM6A9160
4
Rev. 1.4
May 2006
Pin Descriptions
Table 1. Pin Details of EM6A9160
Symbol
Type
Description
CK, /CK
Input
Differential Clock: CK, /CK are driven by the system clock. All SDRAM input signals
are sampled on the positive edge of CK. Both CK and /CK increment the internal
burst counter and controls the output registers.
CKE
Input
Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CK signal. If CKE
goes low synchronously with clock, the internal clock is suspended from the next
clock cycle and the state of output and burst address is frozen as long as the CKE
remains low. When all banks are in the idle state, deactivating the clock controls the
entry to the Power Down and Self Refresh modes.
BS0, BS1
Input
Bank Select: BS0 and BS1 defines to which bank the BankActivate, Read, Write, or
BankPrecharge command is being applied.
A0-A11
Input
Address Inputs: A0-A11 are sampled during the BankActivate command (row
address A0-A11) and Read/Write command (column address A0-A8 with A10
defining Auto Precharge).
/CS
Input
Chip Select: /CS enables (sampled LOW) and disables (sampled HIGH) the
command decoder. All commands are masked when /CS is sampled HIGH. /CS
provides for external bank selection on systems with multiple banks. It is considered
part of the command code.
/RAS
Input
Row Address Strobe: The /RAS signal defines the operation commands in
conjunction with the /CAS and /WE signals and is latched at the positive edges of
CK. When /RAS and /CS are asserted "LOW" and /CAS is asserted "HIGH," either
the BankActivate command or the Precharge command is selected by the /WE
signal. When the /WE is asserted "HIGH," the BankActivate command is selected
and the bank designated by BS is turned on to the active state. When the /WE is
asserted "LOW," the Precharge command is selected and the bank designated by BS
is switched to the idle state after the precharge operation.
/CAS
Input
Column Address Strobe: The /CAS signal defines the operation commands in
conjunction with the /RAS and /WE signals and is latched at the positive edges of
CK. When /RAS is held "HIGH" and /CS is asserted "LOW," the column access is
started by asserting /CAS "LOW." Then, the Read or Write command is selected by
asserting /WE "HIGH " or LOW"."
/WE
Input
Write Enable: The /WE signal defines the operation commands in conjunction with
the /RAS and /CAS signals and is latched at the positive edges of CK. The /WE input
is used to select the BankActivate or Precharge command and Read or Write
command.
LDQS,
UDQS
Input /
Output
Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data
Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data
and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM,
UDM
Input
Data Input Mask: Input data is masked when DM is sampled HIGH during a write
cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15
Input /
Output
Data I/O: The DQ0-DQ15 input and output data are synchronized with the positive
edges of CK and /CK. The I/Os are byte-maskable during Writes.


Similar Part No. - EM6A9160TS-4

ManufacturerPart #DatasheetDescription
logo
Etron Technology, Inc.
EM6A9160TSA ETRON-EM6A9160TSA Datasheet
443Kb / 51P
   8M x 16 DDR Synchronous DRAM (SDRAM)
EM6A9160TSA-4G ETRON-EM6A9160TSA-4G Datasheet
443Kb / 51P
   8M x 16 DDR Synchronous DRAM (SDRAM)
EM6A9160TSA-5G ETRON-EM6A9160TSA-5G Datasheet
480Kb / 63P
   8M x 16 DDR Synchronous DRAM (SDRAM)
EM6A9160TSC-4G ETRON-EM6A9160TSC-4G Datasheet
535Kb / 65P
   8M x 16 DDR Synchronous DRAM
EM6A9160TSC-5G ETRON-EM6A9160TSC-5G Datasheet
535Kb / 65P
   8M x 16 DDR Synchronous DRAM
More results

Similar Description - EM6A9160TS-4

ManufacturerPart #DatasheetDescription
logo
Etron Technology, Inc.
EM6A9160TSA-5G ETRON-EM6A9160TSA-5G Datasheet
480Kb / 63P
   8M x 16 DDR Synchronous DRAM (SDRAM)
EM6A9160TSA ETRON-EM6A9160TSA Datasheet
443Kb / 51P
   8M x 16 DDR Synchronous DRAM (SDRAM)
EM68916DVAA ETRON-EM68916DVAA Datasheet
326Kb / 40P
   8M x 16 Mobile DDR Synchronous DRAM (SDRAM)
EM6A9160TSC-4G ETRON-EM6A9160TSC-4G Datasheet
535Kb / 65P
   8M x 16 DDR Synchronous DRAM
EM639165TS-5IG ETRON-EM639165TS-5IG Datasheet
460Kb / 53P
   8M x 16 bit Synchronous DRAM (SDRAM)
logo
Generalplus Technology ...
GPR323916A GENERALPLUS-GPR323916A Datasheet
1Mb / 57P
   8M x 16 bit Synchronous DRAM (SDRAM)
logo
Etron Technology, Inc.
EM658160 ETRON-EM658160 Datasheet
158Kb / 26P
   4M x 16 DDR Synchronous DRAM (SDRAM)
EM6A8160TSA ETRON-EM6A8160TSA Datasheet
412Kb / 51P
   4M x 16 DDR Synchronous DRAM (SDRAM)
logo
Alliance Semiconductor ...
AS4C8M16SA-6TIN ALSC-AS4C8M16SA-6TIN Datasheet
1Mb / 54P
   128M - 8M x 16 bit Synchronous DRAM (SDRAM)
AS4C8M16SA-6BAN ALSC-AS4C8M16SA-6BAN Datasheet
1Mb / 55P
   128M ??(8M x 16 bit) Synchronous DRAM (SDRAM)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com