 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LAN9115 Datasheet(PDF) 11 Page - SMSC Corporation |
|
||||||||||||||||||||||||||||||
LAN9115 Datasheet(HTML) 11 Page - SMSC Corporation |
|
|
11 / 131 page  Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller Datasheet SMSC LAN9115 11 Revision 1.1 (05-17-05) DATASHEET 1.1 Internal Block Overview This section provides an overview of each of these functional blocks as shown in Figure 1.2, "Internal Block Diagram". Figure 1.2 Internal Block Diagram 1.2 10/100 Ethernet PHY The LAN9115 integrates an IEEE 802.3 physical layer for twisted pair Ethernet applications. The PHY can be configured for either 100 Mbps (100Base-TX) or 10 Mbps (10Base-T) Ethernet operation in either full or half duplex configurations. The PHY block includes auto-negotiation. Minimal external components are required for the utilization of the Integrated PHY. 1.3 10/100 Ethernet MAC The transmit and receive data paths are separate within the MAC allowing the highest performance especially in full duplex mode. The data paths connect to the PIO interface Function via separate busses to increase performance. Payload data as well as transmit and receive status is passed on these busses. A third internal bus is used to access the MAC’s Control and Status Registers (CSR’s). This bus is accessible from the host through the PIO interface function. On the backend, the MAC interfaces with the internal 10/100 PHY through a the MII (Media Independent Interface) port internal to the LAN9115. The MAC CSR's also provides a mechanism for accessing the PHY’s internal registers through the internal SMI (Serial Management Interface) bus. The Ethernet MAC can also communicate with an external PHY. This mode however, is optional. The MAC Interface Layer (MIL), within the MAC, contains a 2K Byte transmit and a 128 Byte receive FIFO which is separate from the TX and RX FIFOs. The FIFOs within the MAC are not directly 10/100 Ethernet PHY 10/100 Ethernet MAC 2kB to 14kB Configurable TX FIFO 2kB to 14kB Configurable RX FIFO 16-bit SRAM I/F Interrupt Controller GP Timer PIO Controller IRQ FIFO_SEL 3.3V to 1.8V Regulator PLL 25MHz +3.3V LAN EEPROM Controller EEPROM (Optional) RX Status FIFO TX Status FIFO MIL - TX Elastic Buffer - 2K bytes MIL - RX Elastic Buffer - 128 bytes PME - Wakup Indicator Host Bus Interface (HBI) Power Management Optional External PHY - MII Interface |
Similar Part No. - LAN9115 |
|
Similar Description - LAN9115 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
