Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

COM20020I3VLJP Datasheet(PDF) 8 Page - SMSC Corporation

Part # COM20020I3VLJP
Description  5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Download  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

COM20020I3VLJP Datasheet(HTML) 8 Page - SMSC Corporation

Back Button COM20020I3VLJP Datasheet HTML 4Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 5Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 6Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 7Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 8Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 9Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 10Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 11Page - SMSC Corporation COM20020I3VLJP Datasheet HTML 12Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 65 page
background image
5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Revision 12-06-06
SMSC COM20020I 3.3V
DATASHEET
8
4.0 DESCRIPTION OF PIN FUNCTIONS FOR TQFP
PIN NO
NAME
SYMBOL
I/O
DESCRIPTION
MICROCONTROLLER INTERFACE
44, 45,
46
Address
0-2
A0/nMUX
A1
A2/ALE
IN
IN
IN
On a non-multiplexed mode, A0-A2 are address
input bits. (A0 is the LSB) On a multiplexed
address/data bus, nMUX tied Low, A1 is left open,
and ALE is tied to the Address Latch Enable signal.
A1 is connected to an internal pull-up resistor.
1, 2, 4,
7, 9, 10,
12, 13
Data 0-7
AD0-AD2,
D3-D7
I/O
On a non-multiplexed bus, these signals are used as
the lower byte data bus lines. On a multiplexed
address/data bus, AD0-AD2 act as the address lines
(latched by ALE) and as the low data lines. D3-D7
are always used for data only. These signals are
connected to internal pull-up resistors.
47, 48,
3, 5,
14-17
N/C
N/C
I/O
Non-connection
37
nWrite/
Direction
nWR/DIR
IN
nWR is for 80xx CPU, nWR is Write signal input.
Active Low.
DIR is for 68xx CPU, DIR is Bus Direction signal
input. (Low: Write, High: Read.)
39
nRead/
nData
Strobe
nRD/nDS
IN
nRD is for 80xx CPU, nRD is Read signal input.
Active Low.
nDS is for 68xx CPU, nDS is Data Strobe signal
input. Active Low.
31
nReset In
nRESET
IN
Hardware reset signal. Active Low.
34
nInterrupt
nINTR
OUT
Interrupt signal output. Active Low.
36
nChip
Select
nCS
IN
Chip Select input. Active Low.
42
N/C
N/C
OUT
Non-connection
26
Read/Write
Bus Timing
Select
BUSTMG
IN
Read and Write Bus Access Timing mode selecting
signal. Status of this signal effects CPU and DMA
Timing.
L: High speed timing mode (only for non-multiplexed
bus)
H: Normal timing mode
This signal is connected to internal pull-up registers.
33
N/C
N/C
OUT
35
Power
Supply
VDD
PWR
38
Power
Supply
VDD
PWR
+3.3 volts power supply pins.
40
N/C
N/C
Non-connection


Similar Part No. - COM20020I3VLJP

ManufacturerPart #DatasheetDescription
logo
SMSC Corporation
COM20020I3VLJP SMSC-COM20020I3VLJP Datasheet
478Kb / 69P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
More results

Similar Description - COM20020I3VLJP

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
COM20020ILJP MICROCHIP-COM20020ILJP Datasheet
412Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
Revision 12-05-06
logo
SMSC Corporation
COM20020I SMSC-COM20020I Datasheet
415Kb / 72P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20020I_0609 SMSC-COM20020I_0609 Datasheet
478Kb / 69P
   5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I SMSC-COM20019I_07 Datasheet
391Kb / 65P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I_0610 SMSC-COM20019I_0610 Datasheet
490Kb / 70P
   Cost Competitive ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM
COM20019I SMSC-COM20019I Datasheet
505Kb / 65P
   Low Cost ARCNET(ANSI 878.1) Controller with 2k X 8 On-Board RAM
COM20019 SMSC-COM20019 Datasheet
454Kb / 81P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20019I SMSC-COM20019I_06 Datasheet
392Kb / 65P
   Low Cost ARCNET (ANSI 878.1) Controller with 2K x 8 On-Board RAM
COM20022I-3.3V SMSC-COM20022I-3.3V Datasheet
474Kb / 73P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
COM200221 SMSC-COM200221 Datasheet
514Kb / 82P
   10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Chip RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com