Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ISL5217KIZ Datasheet(PDF) 5 Page - Intersil Corporation

Part # ISL5217KIZ
Description  Quad Programmable Up Converter
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL5217KIZ Datasheet(HTML) 5 Page - Intersil Corporation

  ISL5217KIZ Datasheet HTML 1Page - Intersil Corporation ISL5217KIZ Datasheet HTML 2Page - Intersil Corporation ISL5217KIZ Datasheet HTML 3Page - Intersil Corporation ISL5217KIZ Datasheet HTML 4Page - Intersil Corporation ISL5217KIZ Datasheet HTML 5Page - Intersil Corporation ISL5217KIZ Datasheet HTML 6Page - Intersil Corporation ISL5217KIZ Datasheet HTML 7Page - Intersil Corporation ISL5217KIZ Datasheet HTML 8Page - Intersil Corporation ISL5217KIZ Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 43 page
background image
5
FN6004.3
July 8, 2005
TXENA,
TXENB,
TXENC,
TXEND
I
Transmit Enable A-D. (TXENX) The processing channel selected for this enable will force a channel flush
(conditioned by control word 0x0c, bit 2), clear the data RAMs, and update the selected configuration registers upon
assertion. No additional requests for serial data will be made when TXENX is deasserted, unless conditioned by
control word 0x0c, bit 3. The polarity of TXENX is programmable. Optionally, TXENX can be internally generated
with a programmable duty cycle. Two different programmable TXENX cycles can be programmed and toggled
between based on programmed cycle length. See control word 0x0c, bit 11 and Table 43 for additional details.
UPDA, UPDB,
UPDC, UPDD
I
Update A-D. (UPDX) The processing channel selected for this input updates the selected configuration registers, if
the associated update mask bit is set. The polarity of UPDX is programmable.
SYNCO
O
Synchronization Output. The processing of multiple ISL5217 devices can be synchronized through software by
connecting the SYNCO of the master ISL5217 device to an UPDX pin of the ISL5217 slaves. The polarity of SYNCO
is programmable.
MODULATED DATA (80)
IOUT(19:0)
O
Output Data Bus A (19:0). Output bus A contains the digital modulated QUC output samples from Output
Summer/Formatter 1. The samples are updated on the rising edge of the CLK. Bit <19> is the MSB.
QOUT(19:0)
O
Output Data Bus B (19:0). The output bus contains the digital modulated QUC output samples from Output
Summer/Formatter 2. The samples are updated on the rising edge of the CLK. Bit <19> is the MSB.
IIN(19:0)
I/O
I Cascade In (19:0) or OUTPUT BUS C. Dual function I/O bus. The bus is configured for input when the output mode
is cascade in. The bus is configured for output for all other output modes.
I Cascade In. Input bus allows multiple parts to be cascaded by routing the digital modulated signal I CAS OUT,
(Bus A), from one QUC into Output Summer/Formatter 1 of a second QUC. I CAS IN (19:0) is in 2’s complement
format and is sampled on the rising edge of CLK. Bit<19> is the MSB.
Output Data Bus C. The output bus contains the digital modulated QUC output samples from Output
Summer/Formatter 3. The samples are updated on the rising edge of the CLK. Bit <19> is the MSB.
QIN(19:0)
I/O
Q Cascade in (19:0) or Output Data Bus D. Dual function I/O bus. The bus is configured for input when the output
mode is cascade in. The bus is configured for output for all other output modes.
Q Cascade in. Input bus allows multiple parts to be cascaded by routing the digital modulated signal Q CAS OUT,
(Bus B), from one QUC into Output Summer/Formatter 2 of a second QUC. Q CAS IN (19:0) is in 2’s complement
format and is sampled on the rising edge of CLK. Bit<19> is the MSB.
Output Data Bus D. The output bus contains the digital modulated QUC output samples from Output
Summer/Formatter 4. The samples are updated on the rising edge of the CLK. Bit <19> is the MSB.
ISTRB
O
I data strobe. (active high). Used in the muxed I/Q mode. When asserted, the output data buses contain valid I data.
JTAG TEST ACCESS PORT
TMS
I
JTAG Test Mode Select. Internally pulled up.
TDI
I
JTAG Test Data In. Internally pulled up.
TCK
I
JTAG Test Clock.
TRST
I
JTAG Test Reset (Active Low). Internally pulled-up. This pin should be driven by the JTAG logic to obtain a TAP
controller reset, or if JTAG is not utilized, this pin should be tied to ground for normal operation. As recommended
in the 1149.1 standard documentation the TRST test pin should be made active soon after power-up to guarantee
a known state within the TAP logic on the ISL5217. This avoids potential damage due to signal contention at the
circuit’s inputs and outputs.
TDO
O
JTAG Test Data Out.
Pin Descriptions (all signals are active high unless otherwise stated) (Continued)
NAME
TYPE
DESCRIPTION
ISL5217


Similar Part No. - ISL5217KIZ

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ISL5217KIZ RENESAS-ISL5217KIZ Datasheet
1Mb / 43P
   Quad Programmable Up Converter
More results

Similar Description - ISL5217KIZ

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ISL5217 RENESAS-ISL5217 Datasheet
1Mb / 43P
   Quad Programmable Up Converter
logo
Intersil Corporation
ISL5217 INTERSIL-ISL5217 Datasheet
766Kb / 43P
   Quad Programmable Up Converter
logo
Texas Instruments
GC5016 TI-GC5016 Datasheet
760Kb / 88P
[Old version datasheet]   WIDEBAND QUAD DIGITAL DOWN CONVERTER/ UP CONVERTER
logo
ETA SOLUTIONS CO. LIMIT...
ETA1013 ETA-ETA1013 Datasheet
212Kb / 1P
   12W Output Power, Programmable Frequency up to 1MHz Step-Up Converter
logo
STMicroelectronics
TDA7565 STMICROELECTRONICS-TDA7565_10 Datasheet
211Kb / 19P
   Quad power amplifier with integrated step-up converter
logo
ams AG
AS1352 AMSCO-AS1352_1 Datasheet
307Kb / 10P
   Programmable Quad LDO
logo
National Semiconductor ...
DS32EV400 NSC-DS32EV400 Datasheet
1Mb / 16P
   Programmable Quad Equalizer
logo
ams AG
AS1352 AMSCO-AS1352 Datasheet
160Kb / 2P
   Programmable Quad LDO
logo
National Semiconductor ...
DS32EV400 NSC-DS32EV400_08 Datasheet
963Kb / 18P
   Programmable Quad Equalizer
logo
Texas Instruments
DS64EV400 TI1-DS64EV400_15 Datasheet
3Mb / 22P
[Old version datasheet]   Programmable Quad Equalizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com