Electronic Components Datasheet Search |
|
ADSP-TS201SABP-050 Datasheet(PDF) 1 Page - Analog Devices |
|
ADSP-TS201SABP-050 Datasheet(HTML) 1 Page - Analog Devices |
1 / 48 page • a TigerSHARC and the TigerSHARC logo are registered trademarks of Analog Devices, Inc. TigerSHARC® Embedded Processor ADSP-TS201S Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved. KEY FEATURES Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm × 25 mm (576-ball) thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a multiplier, a shifter, a register file, and a communications logic unit (CLU) Dual-integer ALUs, providing data addressing and pointer manipulation Integrated I/O includes 14-channel DMA controller, external port, four link ports, SDRAM controller, programmable flag pins, two timers, and timer expired pin for system integration 1149.1 IEEE-compliant JTAG test access port for on-chip emulation Single-precision IEEE 32-bit and extended-precision 40-bit floating-point data formats and 8-, 16-, 32-, and 64-bit fixed-point data formats KEY BENEFITS Provides high performance static superscalar DSP operations, optimized for telecommunications infrastructure and other large, demanding multiprocessor DSP applications Performs exceptionally well on DSP algorithm and I/O benchmarks (see benchmarks in Table 1) Supports low overhead DMA transfers between internal memory, external memory, memory-mapped peripherals, link ports, host processors, and other (multiprocessor) DSPs Eases DSP programming through extremely flexible instruc- tion set and high-level-language-friendly DSP architecture Enables scalable multiprocessing systems with low commu- nications overhead Provides on-chip arbitration for glueless multiprocessing Figure 1. Functional Block Diagram T L0 8 4 8 4 8 4 8 4 8 4 8 4 8 4 8 4 IN OUT HOST MULTI- PROC C-BUS ARB DATA 64 LINK PORTS JTAG PORT EXTERNAL PORT ADDR 32 6 SOC BUS DMA JTAG SDRAM CTRL EXT DMA REQ J-BUS DATA IAB PC BTB ADDR FETCH PROGRAM SEQUENCER COMPUTATIONAL BLOCKS J-BUS ADDR K-BUS DATA K-BUS ADDR I-BUS DATA I-BUS ADDR S-BUS DATA S-BUS ADDR INTEGER KALU INTEGER JALU 32 32 32-BIT × 32-BIT DATA ADDRESS GENERATION X REGISTER FILE 32-BIT × 32-BIT MUL ALU SHIFT CLU DAB 128 128 DAB 128 128 MEMORY BLOCKS A D 24M BITS INTERNAL MEMORY 4 × CROSSBAR CONNECT (PAGE CACHE) A D A D A D SOC I/F Y REGISTER FILE 32-BIT × 32-BIT MUL ALU SHIFT CLU L1 IN OUT L2 IN OUT L3 IN OUT CTRL 8 CTRL 10 32 128 32 128 32 128 21 128 4 32-BIT × 32-BIT |
Similar Part No. - ADSP-TS201SABP-050 |
|
Similar Description - ADSP-TS201SABP-050 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |