AD9516-1 datasheet(5/84 Pages) AD

Part #	AD9516-1

Description	14-Output Clock Generator with Integrated 2.5 GHz VCO

Download	84 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

5 / 84 page

AD9516-1

Rev. 0 | Page 5 of 84

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

PHASE/FREQUENCY DETECTOR (PFD)

PFD Input Frequency

100

MHz

Antibacklash pulse width = 1.3 ns, 2.9 ns

45

MHz

Antibacklash pulse width = 6.0 ns

Antibacklash Pulse Width

1.3

ns

0x17<1:0> = 01b

2.9

ns

0x17<1:0> = 00b; 0x17<1:0> = 11b

6.0

ns

0x17<1:0> = 10b

CHARGE PUMP (CP)

ICP Sink/Source

Programmable

High Value

4.8

mA

With CPRSET = 5.1 kΩ

Low Value

0.60

mA

Absolute Accuracy

2.5

%

CPV = VCP/2

CPRSET Range

2.7/10

kΩ

ICP High Impedance Mode Leakage

1

nA

Sink-and-Source Current Matching

2

%

0.5 < CPV < VCP − 0.5 V

ICP vs. CPV

1.5

%

0.5 < CPV < VCP − 0.5 V

ICP vs. Temperature

2

%

CPV = VCP/2 V

PRESCALER (PART OF N DIVIDER)

Prescaler Input Frequency

P = 1 FD

300

MHz

P = 2 FD

600

MHz

P = 3 FD

900

MHz

P = 2 DM (2/3)

600

MHz

P = 4 DM (4/5)

1000

MHz

P = 8 DM (8/9)

2400

MHz

P = 16 DM (16/17)

3000

MHz

P = 32 DM (32/33)

3000

MHz

Prescaler Output Frequency

300

MHz

A, B counter input frequency (prescaler

input frequency divided by P)

PLL DIVIDER DELAYS

Register 0x19: R <5:3>, N <2:0>; see Table 53

000

Off

ps

001

330

ps

010

440

ps

011

550

ps

100

660

ps

101

770

ps

110

880

ps

111

990

ps

NOISE CHARACTERISTICS

In-Band Phase Noise of the Charge

Pump/Phase Frequency Detector

(In-Band Means Within the LBW

of the PLL)

The PLL in-band phase noise floor is estimated

by measuring the in-band phase noise at the

output of the VCO and subtracting 20log(N)

(where N is the value of the N divider)

@ 500 kHz PFD Frequency

−165

dBc/Hz

@ 1 MHz PFD Frequency

−162

dBc/Hz

@ 10 MHz PFD Frequency

−151

dBc/Hz

@ 50 MHz PFD Frequency

−143

dBc/Hz

PLL Figure of Merit (FOM)

−220

dBc/Hz

Reference slew rate > 0.25 V/ns. FOM +10log (fPFD)

is an approximation of the PFD/CP in-band

phase noise (in the flat region) inside the PLL

loop bandwidth. When running closed loop,

the phase noise, as observed at the VCO output,

is increased by 20log(N)

Similar Part No. - AD9516-1

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9516-1	707Kb / 8P	High Dynamic Range RF Transmitter Signal Chain Using Single External Frequency Reference for DAC Sample Clock and IQ Modulator LO Generation REV. 0
Analog Devices	AD9516-1	1Mb / 80P	14-Output Clock Generator with Integrated 2.5 GHz VCO REV. C

More results

Similar Description - AD9516-1

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9516-1	1Mb / 80P	14-Output Clock Generator with Integrated 2.5 GHz VCO REV. C
	AD9517-1	2Mb / 80P	12-Output Clock Generator with Integrated 2.5 GHz VCO Rev. E
	AD9518-1	1Mb / 64P	6-Output Clock Generator with Integrated 2.5 GHz VCO REV. C
	AD9517-1	2Mb / 80P	12-Output Clock Generator with Integrated 2.5 GHz VCO Rev. E
	AD9518_1	1Mb / 64P	6-Output Clock Generator with Integrated 2.5 GHz VCO Rev. C
	AD9516-4	1Mb / 84P	14-Output Clock Generator with Integrated 1.6 GHz VCO REV. 0
	AD9516-3	957Kb / 84P	14-Output Clock Generator with Integrated 2.0 GHz VCO REV. 0
	AD9516-3	1Mb / 80P	14-Output Clock Generator with Integrated 2.0 GHz VCO REV. C
	AD9516-4	1Mb / 80P	14-Output Clock Generator with Integrated 1.6 GHz VCO REV. C
	AD9516-2	946Kb / 84P	14-Output Clock Generator with Integrated 2.2 GHz VCO REV. 0

More results

AD9516-1 Datasheet(PDF) 5 Page - Analog Devices

AD9516-1 Datasheet(HTML) 5 Page - Analog Devices

Similar Part No. - AD9516-1

Similar Description - AD9516-1

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL