Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SC28C198A1A Datasheet(PDF) 9 Page - NXP Semiconductors

Part # SC28C198A1A
Description  Octal UART for 3.3V and 5V supply voltage
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC28C198A1A Datasheet(HTML) 9 Page - NXP Semiconductors

Back Button SC28C198A1A Datasheet HTML 5Page - NXP Semiconductors SC28C198A1A Datasheet HTML 6Page - NXP Semiconductors SC28C198A1A Datasheet HTML 7Page - NXP Semiconductors SC28C198A1A Datasheet HTML 8Page - NXP Semiconductors SC28C198A1A Datasheet HTML 9Page - NXP Semiconductors SC28C198A1A Datasheet HTML 10Page - NXP Semiconductors SC28C198A1A Datasheet HTML 11Page - NXP Semiconductors SC28C198A1A Datasheet HTML 12Page - NXP Semiconductors SC28C198A1A Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 56 page
background image
Philips Semiconductors
Product specification
SC28L198
Octal UART for 3.3V and 5V supply voltage
1999 Jan 14
9
value”. They may, however, be loaded by a “Gang White” or “Gang
Load” command as described in the “Xon Xoff Characters”
paragraph.
Note: Character recognition is further described in the
Minor Modes
of Operation.
Interrupt Control
The interrupt system determines when an interrupt should be
asserted thorough an arbitration (or bidding) system. This
arbitration is exercised over the several systems within the OCTART
that may generate an interrupt. These will be referred to as
”interrupt sources”. There are 64 in all. In general the arbitration is
based on the fill level of the receiver FIFO or the empty level of the
transmitter FIFO. The FIFO levels are encoded into a four bit
number which is concatenated to the channel number and source
identification code. All of this is compared (via the bidding or
arbitration process) to a user defined ”threshold”. When ever a
source exceeds the numerical value of the threshold the interrupt
will be generated.
At the time of interrupt acknowledge (IACKN) the source which has
the highest bid (not necessarily the source that caused the interrupt
to be generated) will be captured in a ”Current Interrupt Register”
(CIR). This register will contain the complete definition of the
interrupting source: channel, type of interrupt (receiver, transmitter,
change of state, etc.), and FIFO fill level. The value of the bits in the
CIR are used to drive the interrupt vector and global registers such
that controlling processor may be steered directly to the proper
service routine. A single read operation to the CIR provides all the
information needed to qualify and quantify the most common
interrupt sources.
The interrupt sources for each channel are listed below.
Transmit FIFO empty level for each channel
Receive FIFO Fill level for each channel
Change in break received status for each channel
Receiver with error for each channel
Change of state on channel input pins
Receiver Watch-dog Time out Event
Xon/Xoff character recognition
Address character recognition
Associated with the interrupt system are the interrupt mask register
(IMR) and the interrupt status register (ISR) resident in each UART.
Programming of the IMR selects which of the above sources may
enter the arbitration process. Only the bidders in the ISR whose
associated bit in the IMR is set to one (1) will be permitted to enter
the arbitration process. The ISR can be read by the host CPU to
determine all currently active interrupting conditions. For
convenience the bits of the ISR may be masked by the bits of the
IMR. Whether the ISR is read unmasked or masked is controlled by
the setting of bit 6 in MR1.
Global Registers
The ”Global Registers”, 19 in all, are driven by the interrupt system.
These are not real hardware devices. They are defined by the
content of the CIR (Current Interrupt Register) as a result of an
interrupt arbitration. In other words they are indirect registers
contained in the Current Interrupt Register (CIR) which the CIR uses
to point to the source and context of the OCTART sub circuit
presently causing an interrupt. The principle purpose of these
”registers” is improving the efficiency of the interrupt service.
The global registers and the CIR update procedure are further
described in the
Interrupt Arbitration system
I/O Ports
Each of the eight UART blocks contains an I/O section of four ports.
These ports function as a general purpose post section which
services the particular UART they are associated with. External
clocks are input and internal clocks are output through these ports.
Each of the four pins has a change of state detector which will signal
a change (0 to 1 or 1 to 0) at the pin. The change of state detectors
are individually enabled and may be set to cause and interrupt.
These pins will normally be used for flow control hand–shaking and
the interface to a modem. Their control is further described in
I/O
Ports section and the I/OPCR register.
DETAILED DESCRIPTIONS
RECEIVER AND TRANSMITTER
The Octal UART has eight full-duplex asynchronous
receiver/transmitters. The operating frequency for the receiver and
transmitter can be selected independently from the baud rate
generator, the counter , or from an external input. Registers that are
central to basic full-duplex operation are the mode registers (MR0,
MR1 and MR2), the clock select registers (RxCSR and TxCSR), the
command register (CR), the status register (SR), the transmit
holding register (TxFIFO), and the receive holding register
(RxFIFO).
Transmitter
The transmitter accepts parallel data from the CPU and converts it
to a serial bit stream on the TxD output pin. It automatically sends a
start bit followed by the programmed number of data bits, an
optional parity bit, and the programmed number of stop bits. The
least significant bit is sent first. Each character is always ”framed”
by a single start bit and a stop bit that is 9/16 bit time or longer. If a
new character is not available in the TxFIFO, the TxD output
remains high, the ”marking” position, and the TxEMT bit in the SR is
set to 1.
Transmitter Status Bits
The SR (Status Register, one per UART) contains two bits that show
the condition of the transmitter FIFO. These bits are TxRDY and
TxEMT. TxRDY means the TxFIFO has space available for one or
more bytes; TxEMT means The TxFIFO is completely empty and
the last stop bit has been completed. TxEMT can not be active
without TxRDY also being active. These two bits will go active upon
initial enabling of the transmitter. They will extinguish on the disable
or reset of the transmitter.
Transmission resumes and the TxEMT bit is cleared when the CPU
loads at least one new character into the TxFIFO. The TxRDY will
not extinguish until the TxFIFO is completely full. The TxRDY bit will
always be active when the transmitter is enabled and there is at
lease one open position in the TxFIFO.
The transmitter is disabled by reset or by a bit in the command
register (CR). The transmitter must be explicitly enabled via the CR
before transmission can begin. Note that characters cannot be
loaded into the TxFIFO while the transmitter is disabled, hence it is
necessary to enable the transmitter and then load the TxFIFO. It is
not possible to load the TxFIFO and then enable the transmission.
Note the difference between transmitter disable and transmitter
reset. The transmitter may by reset by a hardware or software. The


Similar Part No. - SC28C198A1A

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SC28C94 PHILIPS-SC28C94 Datasheet
230Kb / 38P
   Quad universal asynchronous receiver/transmitter QUART
1998 Aug 19
SC28C94A1A PHILIPS-SC28C94A1A Datasheet
230Kb / 38P
   Quad universal asynchronous receiver/transmitter QUART
1998 Aug 19
SC28C94A1N PHILIPS-SC28C94A1N Datasheet
230Kb / 38P
   Quad universal asynchronous receiver/transmitter QUART
1998 Aug 19
More results

Similar Description - SC28C198A1A

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
SC28L194 PHILIPS-SC28L194 Datasheet
294Kb / 52P
   Quad UART for 3.3V and 5V supply voltage
1998 Sep 21
SC26C198 PHILIPS-SC26C198 Datasheet
358Kb / 49P
   Octal UART with TTL compatibility at 3.3V and 5V supply voltages
1995 May 1
logo
Exar Corporation
XR17D158 EXAR-XR17D158 Datasheet
1Mb / 72P
   UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158 EXAR-XR17D158_05 Datasheet
1Mb / 73P
   UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158IV-F EXAR-XR17D158IV-F Datasheet
1Mb / 73P
   UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17C158 EXAR-XR17C158 Datasheet
1Mb / 67P
   5V PCI BUS OCTAL UART
logo
Catalyst Semiconductor
CAT1232LP CATALYST-CAT1232LP Datasheet
117Kb / 9P
   5V and 3.3V Supply Voltage Monitor and Reset Circuit
logo
Exar Corporation
XR17D152 EXAR-XR17D152 Datasheet
772Kb / 68P
   UNIVERSAL (3.3V AND 5V) PCI BUS DUAL UART
XR17D154 EXAR-XR17D154 Datasheet
836Kb / 69P
   UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
XR17D152IM-F EXAR-XR17D152IM-F Datasheet
727Kb / 68P
   UNIVERSAL (3.3V AND 5V) PCI BUS DUAL UART
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com