 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
93C76A Datasheet(PDF) 6 Page - Microchip Technology |
|
||||||||||||||||||||||||||||||
93C76A Datasheet(HTML) 6 Page - Microchip Technology |
|
|
6 / 28 page  93AA76A/B/C, 93LC76A/B/C, 93C76A/B/C DS21796H-page 6 © 2006 Microchip Technology Inc. 2.4 Erase The ERASE instruction forces all data bits of the specified address to the logical ‘1’ state. The rising edge of CLK before the last address bit initiates the write cycle. The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical ‘0’ indicates that programming is still in progress. DO at logical ‘1’ indicates that the register at the specified address has been erased and the device is ready for another instruction. FIGURE 2-1: ERASE TIMING Note: After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO. CS CLK DI DO TCSL Check Status 11 1 AN AN-1 AN-2 ••• A0 TSV TCZ Busy Ready High-Z TWC High-Z |
Similar Part No. - 93C76A |
|
Similar Description - 93C76A |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
