Electronic Components Datasheet Search |
|
P4C1024L55TC Datasheet(PDF) 4 Page - Pyramid Semiconductor Corporation |
|
P4C1024L55TC Datasheet(HTML) 4 Page - Pyramid Semiconductor Corporation |
4 / 11 page P4C1024L Page 4 of 10 Document # SRAM125 REV C Notes: 1. WE is HIGH for READ cycle. 2. CE 1 and OE is LOW, and CE2 is HIGH for READ cycle. 3. ADDRESS must be valid prior to, or coincident with later of CE 1 transition LOW or CE2 transition HIGH. READ CYCLE NO. 1 (OE OE OE OE OE CONTROLLED)(1) READ CYCLE NO. 2 (ADDRESS CONTROLLED) READ CYCLE NO. 3 (CE CE CE CE CE CONTROLLED) 4. Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested. 5. READ Cycle Time is measured from the last valid address to the first transitioning address. |
Similar Part No. - P4C1024L55TC |
|
Similar Description - P4C1024L55TC |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |