Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

74ABT5074DB Datasheet(PDF) 4 Page - NXP Semiconductors

Part # 74ABT5074DB
Description  Synchronizing dual D-type flip-flop with metastable immune characteristics
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ABT5074DB Datasheet(HTML) 4 Page - NXP Semiconductors

  74ABT5074DB Datasheet HTML 1Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 2Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 3Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 4Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 5Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 6Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 7Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 8Page - NXP Semiconductors 74ABT5074DB Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
Philips Semiconductors
Product data
74ABT5074
Synchronizing dual D-type flip-flop
with metastable immune characteristics
2002 Dec 17
4
METASTABLE IMMUNE CHARACTERISTICS
Philips Semiconductors uses the term ‘metastable immune’ to
describe characteristics of some of the products in its family. By
running two independent signal generators (see Figure 1) at nearly
the same frequency (in this case 10 MHz clock and 10.02 MHz data)
the device-under-test can often be driven into a metastable state. If
the Q output is then used to trigger a digital scope set to infinite
persistence the Q output will build a waveform. An experiment was
run by continuously operating the devices in the region where
metastability will occur.
DQ
Q
CP
TRIGGER
DIGITAL
SCOPE
INPUT
SIGNAL
GENERATOR
SA00004
SIGNAL
GENERATOR
Figure 1.
Test Setup
After determining the T0 and τ of the flop, calculating the mean time
between failures (MTBF) is simple. Suppose a designer wants to
use the 74ABT5074 for synchronizing asynchronous data that is
arriving at 10 MHz (as measured by a frequency counter), has a
clock frequency of 50 MHz, and has decided that he would like to
sample the output of the 74ABT5074 7 nanoseconds after the clock
edge. He simply plugs his number into the following equation:
MTBF = e(t’/τ)/ TO*fC*fI
In this formula, fC is the frequency of the clock, fI is the average
input event frequency, and t’ is the time after the clock pulse that the
output is sampled (t’ > h, h being the normal propagation delay). In
this situation the fI will be twice the data frequency of 20 MHz
because input events consist of both of low and high transitions.
Multiplying fI by fC gives an answer of 1015 Hz2. From Figure 2 it is
clear that the MTBF is greater than 1010 seconds. Using the above
formula the actual MTBF is 1.69
× 1010 seconds or about 535 years.
E6
E8
E10
E12
E14
E15 = fc*fi
E13
E12
E11
E10
E9
E8
E7
E6
E5
10,000 YEARS
100 YEARS
ONE YEAR
ONE WEEK
MTBF
(SECONDS)
t’ (NANOSECONDS)
456
78
MTBF = e(t’/τ)/TO*fC*fI
SA00005
VCC = 5 V, Tamb = 25 °C, τ =94 ps, To = 1.3x107 sec
Figure 2.
Mean Time Between Failures (MTBF) versus t’


Similar Part No. - 74ABT5074DB

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74ABT5074 PHILIPS-74ABT5074 Datasheet
100Kb / 7P
   Synchronizing dual D-type flip-flop with metastable immune characteristics
2002 Dec 17
More results

Similar Description - 74ABT5074DB

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74ABT5074 PHILIPS-74ABT5074 Datasheet
100Kb / 7P
   Synchronizing dual D-type flip-flop with metastable immune characteristics
2002 Dec 17
74F50729 PHILIPS-74F50729 Datasheet
94Kb / 12P
   Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
1990 Sep 14
74F50109 PHILIPS-74F50109 Datasheet
97Kb / 12P
   Synchronizing dual J-K positive edge-triggered flip-flop with metastable immune characteristics
1990 Sep 14
74F5074 PHILIPS-74F5074 Datasheet
92Kb / 12P
   Synchronizing dual D-type flip-flop/clock driver
1990 Sep 14
74F50728 PHILIPS-74F50728 Datasheet
89Kb / 12P
   Synchronizing cascaded dual positive edge-triggered D-type flip-flop
1990 Sep 14
logo
Texas Instruments
74ACT11478 TI1-74ACT11478 Datasheet
98Kb / 5P
[Old version datasheet]   METASTABLE-RESISTAND OCTAL D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STATE OUTPUTS
logo
Fairchild Semiconductor
MM74C74 FAIRCHILD-MM74C74 Datasheet
76Kb / 7P
   Dual D-Type Flip-Flop
logo
Hitachi Semiconductor
HD14013B HITACHI-HD14013B Datasheet
80Kb / 7P
   Dual D-type Flip Flop
logo
Fairchild Semiconductor
CD4013BC FAIRCHILD-CD4013BC_02 Datasheet
89Kb / 7P
   Dual D-Type Flip-Flop
logo
Toshiba Semiconductor
TC4013BP TOSHIBA-TC4013BP_07 Datasheet
343Kb / 9P
   Dual D-Type Flip Flop
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com