Electronic Components Datasheet Search |
|
HT36M4 Datasheet(PDF) 5 Page - Holtek Semiconductor Inc |
|
HT36M4 Datasheet(HTML) 5 Page - Holtek Semiconductor Inc |
5 / 24 page HT36M4 Rev. 1.10 5 March 14, 2007 Functional Description Execution Flow The system clock for the HT36M4 is derived from either a crystal or an RC oscillator. The oscillator frequency di- vided by 2 is the system clock for the MCU (fOSC=2 ´fSYS) and it is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while de- coding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruc- tion to effectively execute in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction. Program Counter - PC The 13-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are ex- ecuted and its contents specify a maximum of 8192 ad- dresses for each bank. After accessing a program memory word to fetch an in- struction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip ex- ecution, loading PCL register, subroutine call, initial re- set, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction. The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to retrieve the proper instruction. Other- wise proceed with the next instruction. The lower byte of the program counter (PCL) is a read- able and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations. Once a control transfer takes place, an additional dummy cycle is required. T 1 T 2 T 3 T 4 T 1 T 2 T 3 T 4 T 1 T 2 T 3 T 4 F e t c h I N S T ( P C ) E x e c u t e I N S T ( P C - 1 ) F e t c h I N S T ( P C + 1 ) E x e c u t e I N S T ( P C ) F e t c h I N S T ( P C + 2 ) E x e c u t e I N S T ( P C + 1 ) P C P C + 1 P C + 2 P C S y s t e m C l o c k o f M C U ( f S Y S = f O S C / 2 ) Execution Flow Mode Program Counter *15~*13 *12 *11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 Initial Reset 000 0000000000000 Timer/Event Counter 0 Overflow 000 0000000001000 Timer/Event Counter 1 Overflow 000 0000000001100 Skip Program Counter+2 Loading PCL PF2~ PF0 *12 *11 *10 *9 *8 @7 @6 @5 @4 @3 @2 @1 @0 Jump, Call Branch PF2~ PF0 #12 #11 #10 #9 #8 #7 #6 #5 #4 #3 #2 #1 #0 Return From Subroutine S15~ S13 S12 S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 Program Counter Note: PF2~PF0: Bits of Bank Register *12~*0: Bits of Program Counter @7~@0: Bits of PCL #12~#0: Bits of Instruction Code S15~S0: Bits of Stack Register |
Similar Part No. - HT36M4_07 |
|
Similar Description - HT36M4_07 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |