Electronic Components Datasheet Search
Selected language     English  ▼

Delete All
ON OFF

Advanced Search

              





ISPLSI3448 Datasheet(PDF) 1 Page - Lattice Semiconductor

Part No. ISPLSI3448
Description  In-System Programmable High Density PLD
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 
 1 page
background image
ispLSI® 3448
In-System Programmable High Density PLD
3448_06
1
Features
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 224 I/O
— 20000 PLD Gates
— 672 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
fmax = 90 MHz Maximum Operating Frequency
tpd = 12 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• ispLSI FEATURES:
— 5V In-System Programmable (ISP™) Using Lattice
ISP or Boundary Scan Test (IEEE 1149.1) Protocol
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Five Dedicated Clock Inputs
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Mini-
mize Switching Noise
— Flexible I/O Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
Functional Block Diagram
Description
The ispLSI 3448 is a High-Density Programmable Logic
Device containing 672 Registers, 224 Universal I/Os, five
Dedicated Clock Inputs, 14 Output Routing Pools (ORP)
and a Global Routing Pool (GRP) which allows complete
inter-connectivity between all of these elements. The
ispLSI 3448 features 5V in-system programmability and
in-system diagnostic capabilities. The ispLSI 3448 offers
non-volatile reprogrammability of the logic, as well as the
interconnect to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 3448 device is the
Twin Generic Logic Block (Twin GLB) labelled A0, A1...N3.
There are a total of 56 of these Twin GLBs in the ispLSI
3448 device. Each Twin GLB has 24 inputs, a program-
mable AND array and two OR/Exclusive-OR Arrays, and
eight outputs which can be configured to be either com-
binatorial or registered. All Twin GLB inputs come from
the GRP.
Global Routing Pool
(GRP)
Boundary
Scan
Output Routing Pool (ORP)
J3
J2
J1
J0
Output Routing Pool (ORP)
H3
H2
H1
H0
A0
A1
A2
A3
Output Routing Pool (ORP)
D0
D1
D2
D3
G0
G1
G2
G3
N3
N2
N1
N0
K3
K2
K1
K0
0139/3448
OR
Array
DQ
DQ
DQ
DQ
Twin
GLB
OR
Array
DQ
DQ
DQ
DQ
Output Routing Pool (ORP)
C0
C1
C2
C3
...
...
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
February 2000
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
ISPLSI1016E_02In-System Programmable High Density PLD 1 2 3 4 5 MoreLattice Semiconductor
LC4032C3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs 1 2 3 4 5 MoreLattice Semiconductor
LTV-355THybrid substrates that require high density mounting Programmable controllers 1 2 3 4 5 MoreLite-On Technology Corporation
RJK6014DPPSilicon N Channel MOS FET High Speed Power Switching 1 2 3 4 Renesas Technology Corp
CLC5612Dual High Output Programmable Gain Buffer 1 2 3 4 5 MoreNational Semiconductor (TI)
AT90C85158-Bit Microcontroller with 8K bytes In-System Programmable Flash 1 2 ATMEL Corporation
ATTINY2313_068-bit Microcontroller with 2K Bytes In-System Programmable Flash 1 2 3 4 5 MoreATMEL Corporation
AT90S2313_028-bit Microcontroller with 2K Bytes of In-System Programmable Flash 1 2 3 4 5 MoreATMEL Corporation
ATMEGA165V_06088-bit Microcontroller with 16K Bytes In-System Programmable Flash 1 2 3 4 5 MoreATMEL Corporation

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl