Electronic Components Datasheet Search |
|
STR715FR0H6 Datasheet(PDF) 28 Page - STMicroelectronics |
|
STR715FR0H6 Datasheet(HTML) 28 Page - STMicroelectronics |
28 / 77 page System architecture STR71xF 28/77 1. The Reset configuration of the I/O Ports is IPUPD (input pull-up/pull down). Refer to Table 7 on page 29. The Port bit configuration at reset is PC0=1, PC1=1, PC2=0. The port data register bit (PD) value depends on the pu/pd column which specifies whether the pull-up or pull-down is enabled at reset 2. V33IO-PLL and V33 are internally connected. VSSIO-PLL and VSS are internally connected. 4.5 External connections Figure 5. Recommended External Connection of V18 and V18BKP pins 63 C4 P0.8/U0.RX/U 0.TX I/O pd CT X4mA T Port 0.8 UART0: Receive Data input UART0: Transmit data output. Note: This pin may be used for single wire UART (half duplex) if programmed as Alternate Function Output. The pin will be tri-stated except when UART transmission is in progress 64 A2 P0.9/U0.TX/B OOT.0 I/O pd CT 4mA X X Port 0.9 Select Boot Configuration input UART0: Transmit data output Table 6. STR711/STR712/STR715 pin description Pin n° Pin Name Input Output Main function (after reset) Alternate function LQFP144 LQFP64 58 57 27 129 128 33 nF 59 10 µF 10 µF 33 nF 54 55 1µF 25 26 1µF 28 58 V18BKP V18 V18 V18 V18 V18BKP |
Similar Part No. - STR715FR0H6 |
|
Similar Description - STR715FR0H6 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |