Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74AUC74RGYRG4 Datasheet(PDF) 4 Page - Texas Instruments

Part # SN74AUC74RGYRG4
Description  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74AUC74RGYRG4 Datasheet(HTML) 4 Page - Texas Instruments

  SN74AUC74RGYRG4 Datasheet HTML 1Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 2Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 3Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 4Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 5Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 6Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 7Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 8Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
www.ti.com
Timing Requirements
Switching Characteristics
Switching Characteristics
Operating Characteristics
SN74AUC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCES483A – AUGUST 2003 – REVISED MARCH 2005
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
VCC = 1.2 V
VCC = 1.5 V
VCC = 1.8 V
VCC = 2.5 V
VCC = 0.8 V
± 0.1 V
± 0.1 V
± 0.15 V
± 0.2 V
UNIT
TYP
MIN MAX
MIN MAX
MIN
MAX
MIN MAX
fclock
Clock frequency
100
225
250
300
350
MHz
CLK high or low
4.6
1.3
0.6
0.5
0.5
tw
Pulse duration
CLR low
6.6
2
1.5
1.5
1.5
ns
PRE low
4.8
1.8
1.5
1.5
1.5
Data
2.3
1
0.6
0.6
0.7
Setup time before
tsu
CLR inactive
0
0
0
0
0.3
ns
CLK
PRE inactive
0
0
0
0.2
0.3
th
Hold time, data after CLK
2.1
0.3
0.3
0.3
0.3
ns
over recommended operating free-air temperature range, C
L = 15 pF (unless otherwise noted) (see Figure 1)
VCC = 1.2 V
VCC = 1.5 V
VCC = 1.8 V
VCC = 2.5 V
VCC = 0.8 V
FROM
TO
± 0.1 V
± 0.1 V
± 0.15 V
± 0.2 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
TYP
MIN
MAX
MIN
MAX
MIN
TYP
MAX
MIN
MAX
fmax
100
225
250
300
350
MHz
CLK
9.5
1.3
4
0.7
2.5
0.5
1.2
2.1
0.5
1.4
tpd
CLR
Q or Q
10.5
1.5
4.1
1.1
2.9
0.9
1.4
2.4
0.7
1.6
ns
PRE
12
1.6
4.7
1.1
2.8
0.9
1.4
2.4
0.7
1.6
over recommended operating free-air temperature range, C
L = 30 pF (unless otherwise noted) (see Figure 1)
VCC = 1.8 V
VCC = 2.5 V
FROM
TO
± 0.15 V
± 0.2 V
PARAMETER
UNIT
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
fmax
300
350
MHz
CLK
1.2
1.9
2.8
1
2.2
tpd
CLR
Q or Q
1.3
2.1
3
1.1
2.4
ns
PRE
1.3
2.1
3.1
1.1
2.5
T
A = 25°C
VCC = 0.8 V
VCC = 1.2 V
VCC = 1.5 V
VCC = 1.8 V
VCC = 2.5 V
TEST
PARAMETER
UNIT
CONDITIONS
TYP
TYP
TYP
TYP
TYP
Power dissipation
Cpd
f = 10 MHz
36
36
36
37
41
pF
capacitance
4


Similar Part No. - SN74AUC74RGYRG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74AUC74RGYRG4 TI-SN74AUC74RGYRG4 Datasheet
549Kb / 12P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC74RGYRG4 TI-SN74AUC74RGYRG4 Datasheet
389Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

Similar Description - SN74AUC74RGYRG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com