Electronic Components Datasheet Search |
|
TC59LM818DMG-40 Datasheet(PDF) 6 Page - Toshiba Semiconductor |
|
TC59LM818DMG-40 Datasheet(HTML) 6 Page - Toshiba Semiconductor |
6 / 57 page TC59LM818DMG-33,-40 2005-10-19 6/57 Rev 1.4 RECOMMENDED DC OPERATING CONDITIONS (VDD = 2.5 V ± 0.125 V, VDDQ = 1.4 V ~ 1.9 V, TCASE = 0 ~ 85°C) MAX SYMBOL PARAMETER -33 -40 UNIT NOTES IDD1S Operating Current One bank read or write operation ; tCK = min; IRC = min, IOUT = 0mA ; Burst Length = 4, CAS Latency = 6, Free running QS mode ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ, Address inputs change up to 2 times during minimum IRC, Read data change twice per clock cycle 235 210 1, 2 IDD2N Standby Current All banks: inactive state ; tCK = min, CS = VIH, PD = VIH ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ ; Other input signals change one time during 4 × tCK, DQ and DS inputs change twice per clock cycle 95 90 1, 2 IDD2P Standby (power down) Current All banks: inactive state ; tCK = min, PD = VIL (power down) ; CAS Latency = 6, Free running QS mode ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ ; Other input signals change one time during 4 × tCK, DQ and DS inputs are floating (VDDQ/2) 65 60 1, 2 IDD4W Write Operating Current (4Banks) 4 Bank interleaved continuous burst write operation ; tCK = min, IRC = min ; Burst Length = 4, CAS Latency = 6, Free running QS mode ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ ; Address inputs change once per clock cycle, DQ and DS inputs change twice per clock cycle 450 400 1, 2 IDD4R Read Operating Current (4Banks) 4 Bank interleaved continuous burst read operation ; tCK = min, IRC = min, IOUT = 0mA ; Burst Length = 4, CAS Latency = 6, Free running QS mode ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ ; Address inputs change once per clock cycle, Read data change twice per clock cycle 450 400 1, 2 IDD5B Burst Auto Refresh Current Refresh command at every IREFC interval ; tCK = min; IREFC = min ; CAS Latency = 6, Free running QS mode ; 0 V ≤ VIN ≤ VIL (AC) (max), VIH (AC) (min) ≤ VIN ≤ VDDQ, Address inputs change up to 2 times during minimum IREFC, DQ and DS inputs change twice per clock cycle 235 210 1, 2, 3 IDD6 Self-Refresh Current PD = 0.2 V ; Other input signals are floating (VDDQ/2), DQ and DS inputs are floating (VDDQ/2) 15 15 mA 2 Notes: 1. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tCK, tRC and IRC. 2. These parameters define the current between VDD and VSS. 3. IDD5B is specified under burst refresh condition. Actual system should use distributed refresh that meet to tREFI specification. |
Similar Part No. - TC59LM818DMG-40 |
|
Similar Description - TC59LM818DMG-40 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |