 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STX-RLINK Datasheet(PDF) 17 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
STX-RLINK Datasheet(HTML) 17 Page - STMicroelectronics |
|
|
17 / 124 page  ST7LITE0xY0, ST7LITESxY0 17/124 DATA EEPROM (Cont’d) 5.3 MEMORY ACCESS The Data EEPROM memory read/write access modes are controlled by the E2LAT bit of the EEP- ROM Control/Status register (EECSR). The flow- chart in Figure 8 describes these different memory access modes. Read Operation (E2LAT = 0) The EEPROM can be read as a normal ROM loca- tion when the E2LAT bit of the EECSR register is cleared. On this device, Data EEPROM can also be used to execute machine code. Take care not to write to the Data EEPROM while executing from it. This would result in an unexpected code being execut- ed. Write Operation (E2LAT = 1) To access the write mode, the E2LAT bit has to be set by software (the E2PGM bit remains cleared). When a write access to the EEPROM area occurs, the value is latched inside the 32 data latches ac- cording to its address. When PGM bit is set by the software, all the previ- ous bytes written in the data latches (up to 32) are programmed in the EEPROM cells. The effective high address (row) is determined by the last EEP- ROM write sequence. To avoid wrong program- ming, the user must take care that all the bytes written between two programming sequences have the same high address: Only the five Least Significant Bits of the address can change. At the end of the programming cycle, the PGM and LAT bits are cleared simultaneously. Note: Care should be taken during the program- ming cycle. Writing to the same memory location will over-program the memory (logical AND be- tween the two write access data result) because the data latches are only cleared at the end of the programming cycle and by the falling edge of the E2LAT bit. It is not possible to read the latched data. This note is illustrated by the Figure 10. Figure 8. Data EEPROM Programming Flowchart READ MODE E2LAT = 0 E2PGM = 0 WRITE MODE E2LAT = 1 E2PGM = 0 READ BYTES IN EEPROM AREA WRITEUPTO 32 BYTES IN EEPROM AREA (with the same 11 MSB of the address) START PROGRAMMING CYCLE E2LAT=1 E2PGM=1 (set by software) E2LAT 01 CLEARED BY HARDWARE 1 |
Similar Part No. - STX-RLINK |
|
Similar Description - STX-RLINK |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
