 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TH8062KDCAC Datasheet(PDF) 11 Page - Melexis Microelectronic Systems |
|
||||||||||||||||||||||||||||||
TH8062KDCAC Datasheet(HTML) 11 Page - Melexis Microelectronic Systems |
|
|
11 / 38 page  TH8062 Voltage Regulator with LIN Transceiver TH8062 – Datasheet Page 11 of 38 3901008062 March 2006 Rev 002 2.5 Timing Diagrams TxD BUS tdf_TXD RxD VBUS 95% 50% tdr_TXD 5% 50% tdf_RXD tdr_RXD 100% 0% 50% 50% Figure 2 - Timing diagram for propagation delays TxD BUS VSUP 58.1% (61.6%) 28.4% (25.1%) 100% 74.4% (77.8%) 42.2% (38.9%) tdom(max) tdom(min) trec(min) trec(max) 0% VSS 58.1% (61.6%) 28.4% (25.1%) tBit tBit Remark: The levels for low slope mode are shown in brackets tx_dom_max tx_dom_min tx_rec_max tx_rec_min Figure 3 - Timing diagram for duty cycle acc. to LIN 2.0 and J2602 |
Similar Part No. - TH8062KDCAC |
|
Similar Description - TH8062KDCAC |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
