Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.NET

X  

Preview PDF Download HTML

GE28F320C3TC70 Datasheet(HTML) 57 Page - Intel Corporation

Part No. GE28F320C3TC70
Description  Advanced Boot Block Flash Memory (C3)
Download  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo 

GE28F320C3TC70 Datasheet(HTML) 57 Page - Intel Corporation

Zoom Inzoom in Zoom Outzoom out
Go To Page :
/ 68 page
background image
Intel£ Advanced+ Boot Block Flash Memory (C3)
Datasheet
57
Figure 18. Protection Register Programming Flowchart
FULL STATUS CHECK PROCEDURE
Program Protection Register operation addresses must be
within the Protection Register address space. Addresses
outside this space will return an error.
Repeat for subsequent programming operations.
Full Status Register check can be done after each program, or
after a sequence of program operations.
Write 0xFF after the last operation to set Read Array state.
SR[3] must be cleared before the Write State Machine will
allow further program attempts.
Only the Clear Staus Register command clears SR[1, 3, 4].
If an error is detected, clear the Status register before
attempting a program retry or other error recovery.
1
0
1
1
PROTECTION REGISTER PROGRAMMING PROCEDURE
Start
Write 0xC0,
PR Address
Write PR
Address & Data
Read Status
Register
SR[7] =
Full Status
Check
(if desired)
Program
Complete
Read Status
Register Data
Program
Successful
SR[3], SR[4] =
V
PP Range Error
Program Error
Register Locked;
Program Aborted
Idle
Idle
Bus
Operation
None
None
Command
Check SR[1], SR[3], SR[4]:
0,1,1 = V
PP Range Error
Check SR[1], SR[3], SR[4]:
0,0,1 = Programming Error
Comments
Write
Write
Idle
Program
PR Setup
Protection
Program
None
Data = 0xC0
Addr = First Location to Program
Data = Data to Program
Addr = Location to Program
Check SR[7]:
1 = WSM Ready
0= WSM Busy
Bus
Operation
Command
Comments
Read
None
Status Register Data. Toggle CE# or
OE# to Update Status Register Data
Idle
None
Check SR[1], SR[3], SR[4]:
1,0,1 = Block locked; operation aborted
(Program Setup)
(Confirm Data)
0
0
SR[3], SR[4] =
0
SR[3], SR[4] =
1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 


Datasheet Download




Link URL



Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn